• [ CXLC8963B ]"

Ordering

CXLC8963B: high-performance, low-power memory image LCD driver chip details

In modern electronic equipment, liquid crystal display modules are widely used in various consumer electronics, industrial control and intelligent instruments. As the core component of the display system, the performance of LCD driver directly affects the display effect and the energy consumption of the whole machine. CXLC8963B is a memory image and multi-function LCD driver chip introduced by jiatam (JTM-IC). It has become an ideal choice for many LCD application scenarios due to its low power consumption, high integration and flexible software configuration features. This article will deeply analyze the functional characteristics, internal structure, electrical parameters and application design of CXLC8963B to help engineers better understand and apply the chip.NMA嘉泰姆

I. Overview of CXLC8963B

CXLC8963B is an LCD driver that integrates 32 × 4-bit display RAM and supports up to 128 points (32 segments × 4 public terminals) of LCD display. The chip communicates with main controller through a four-wire or five-wire serial interface, greatly simplifying system connection. Its built-in multiple power management modes and configurable bias and duty cycle options enable it to flexibly adapt to different types of LCD panels. In addition, CXLC8963B also integrates time base generator, watchdog timer and sound generator, further expanding its application range.NMA嘉泰姆

II. Main functional features

•Wide voltage working range: 2.4V ~ 5.2V, suitable for various power supply environments.NMA嘉泰姆

•Multiple clock source options: Built-in 256kHz RC oscillator, supports external 32.768kHz crystal oscillator or external 256kHz clock.NMA嘉泰姆

•Flexible LCD driver configuration: supports 1/2 or 1/3 bias, 1/2, 1/3, or 1/4 duty cycle.NMA嘉泰姆

•Low power consumption design: with power saving mode, the standby current is as low as 0.1 μA @ 3v.NMA嘉泰姆

•Integrate time base and watchdog: Provides 8 optional time base/WDT clock sources to enhance system reliability.NMA嘉泰姆

•Sound output function: Supports 2kHz and 4kHz beeping frequencies.NMA嘉泰姆

•Multiple encapsulation forms: includes SSOP48, LQFP44, QFN44, LQFP48, QFN48, etc.NMA嘉泰姆

III. Internal structure and pin description

CXLC8963B contains modules such as control and timing circuit, display RAM, LCD drive and bias circuit, Audio Generator, time base and watchdog timer. Its pins are divided into Power Supply class (VDD, VSS, VLCD), control class (/CS,/WR,/RD, DATA), display class (COM0 ~ COM3, SEG0 ~ SEG31) and function classes (ossci/OSCO, BZ // BZ,/IRQ). The VLCD pin can be used to adjust the LCD operating voltage and improve the display contrast.NMA嘉泰姆

3.1. Bare clip pin diagramNMA嘉泰姆
NMA嘉泰姆
3.2. Pin coordinatesNMA嘉泰姆
NMA嘉泰姆

IV. Electrical characteristics and performance parameters

4.1. DC electrical parametersNMA嘉泰姆
NMA嘉泰姆
4.2. AC electrical characteristicsNMA嘉泰姆

Under typical operating conditions (VDD = 3V or 5V), the CXLC8963B of work current varies according to different clock sources:NMA嘉泰姆

•When using on-chip RC oscillator, the current is about 150 ~ 600μa;NMA嘉泰姆

•When using external crystal oscillator, the current can be reduced to 60 ~ 240μa;NMA嘉泰姆

•In the power saving mode, the standby current is only 0.1 to 10μa.NMA嘉泰姆

In terms of LCD driving capability, the source current and leakage current of the common terminal and segment output port can meet the needs of most small and medium-sized LCD panels.NMA嘉泰姆

V. Key points of system design and application

5.1. Display memory and mapping

CXLC8963B built-in 32 × 4-bit static RAM for storing display data. The RAM content is directly mapped to the LCD driver and supports three data access modes: READ, WRITE, and READ-MODIFY-WRITE.NMA嘉泰姆

NMA嘉泰姆

5.2. Clock source selection

The system clock can select an internal RC oscillator, an external crystal oscillator, or an external clock source. Use the SYS DIS command to turn off the bias voltage of the system oscillator and LCD and enter the energy saving state.NMA嘉泰姆

5.3. Time base and watchdog timer

The time base generator shares level 8 frequency divider with the watchdog. You can use the command to configure the output frequency and overflow time. The/IRQ pin can be used to output time base or WDT overflow signals to enhance system monitoring capabilities.NMA嘉泰姆
Time base generator is an 8-state value-added spike counter, which can generate accurate time base. WDT consists of a time base generator and a 2-state value-added spikeNMA嘉泰姆
A counter that generates an interrupt when main controller or other subsystems are in an abnormal state. An on-chip WDT overflow flag is generated when WDT overflows,NMA嘉泰姆
You can use a command option to output the time base generator and WDT overflow flag to the/IRQ pin. There are 8 clock frequencies of time base generator and WDT,NMA嘉泰姆
fWDT = 32.768KHz/2n the n value here is 0~7, which is determined by the command item: KHz in the equation is the system frequency, which is composed of crystal oscillator (KHz) and ChipNMA嘉泰姆
The internal oscillator (256kHz) or the external clock is generated at 256kHz.NMA嘉泰姆

NMA嘉泰姆

If the system source frequency is an on-chip oscillator frequency (256kHz) or an external clock frequency (256kHz), it is divided into 32kHz by the third-order pre-frequency divider.NMA嘉泰姆
The time base generator and WDT share the same 8-order counter, so be careful when using command items related to the time base generator and WDT. For example,NMA嘉泰姆
Run the WDT DIS command to disable the time base generator. Run the WDT EN command to not only make the time base generator effective, but also make the WDT overflow flag outputNMA嘉泰姆
Effect (WDT overflow flag output is connected to the/IRQ pin. After the TIMER EN command is executed, WDT is not connected to/IRQ, and the output of the time base generator is connected.NMA嘉泰姆
Connect to the/IRQ pin. The CLRWDT command is used to clear the WDT overflow flag. The value of the time base generator can be cleared by the CLR WDT or CLR TIMER command.NMA嘉泰姆
The WDT or CLR TIMER command should be executed before the corresponding WDT EN or TIMER EN command, and the CLR WDT should be executed before the/IRQ EN command is executed.NMA嘉泰姆
Or the CLR TIMER command. You must execute the CLR TIMER before switching from WDT mode to base mode. When WDT overflows, the/IRQ pin will be protected.NMA嘉泰姆
Hold low until the CLR WDT or/IRQ DIS command is executed. When the/IRQ output fails, the/IRQ pin is in the high resistance state. Execute/IRQNMA嘉泰姆
The EN OR/IRQ DIS command makes the/IRQ output valid or invalid. The/IRQ EN command outputs the time base generator or WDT overflow flag to the/IRQ pin.NMA嘉泰姆
For more information about the configuration of the time base generator and WDT, see figure. When an on-chip oscillator or crystal oscillator is used, relevant system commands can be used to turn on or off the oscillation.NMA嘉泰姆
Device, after the oscillator is turned off, the system power consumption can be reduced. In power saving mode, the time base/WDT will fail.NMA嘉泰姆
If you select an external clock as the system frequency source, the SYS DIS command is invalid and the system cannot enter the power saving mode. CXLC8963B in the systemNMA嘉泰姆
Keep working before the power is turned off or the external clock is removed. After the system is powered on, the/IRQ output will also be invalid.NMA嘉泰姆

5.4. Sound output

The chip supports two audio outputs: 2kHz and 4khz. The TONE ON/OFF command is used to control the start and stop, which is suitable for alarm or TONE scenarios.NMA嘉泰姆
CXLC8963B embedded a simple sound generator can output a pair of driving signals on pins BZ and/BZ for generating a single tone. ExecuteNMA嘉泰姆
The TONE 4K or TONE 2K commands can output sound of two frequencies (4kHz and 2kHz). The TONE ON or TONE OFF command is used to turn ON or OFFNMA嘉泰姆
Closed sound output. Pins BZ and/BZ are sound output pins and a pair of differential drive pins are used to drive the buzzer. When the system fails or no sound is allowedNMA嘉泰姆
When the tone is output, pin BZ and/BZ will keep the output low.NMA嘉泰姆

5.5. Command and data interfaces

CXLC8963B supports command mode and data mode, which are distinguished by the first three types of codes. The command mode is used for system configuration and the data mode is used for reading and writing RAM.NMA嘉泰姆
     5.5.1) command formatNMA嘉泰姆

CXLC8963B can be set by software. Commands in both modes can be configured to CXLC8963B and transmit the data displayed by the LCD. CXLC8963B configurationNMA嘉泰姆
The mode is called command mode and the type code is 100. The command mode includes a system configuration command, a system frequency selection command, and an LCD configuration.NMA嘉泰姆
SET commands, a sound frequency selection command, a timer/WDT setting command and an operation command. Data modes include READ and WRITE.NMA嘉泰姆
And READ-MODIFY-WRITE operations. The following table lists the data and command mode types.NMA嘉泰姆

NMA嘉泰姆

Mode commands should be run before data or commands are transferred. If continuous commands are executed, the command mode code is 100, which will be ignored. When the systemNMA嘉泰姆
In discontinuous command mode or discontinuous address data mode, pin/CS should be set to "1" and the previous operation mode will be reset. As pinNMA嘉泰姆
When/CS returns "0", the new operation mode type code should be run first.NMA嘉泰姆
5.5.2) interfaceNMA嘉泰姆
      CXLC8963B only four pins are used for interfaces. Pin/CS is used to initialize the serial interface circuit and end the communication between main controller and CXLC8963B.NMA嘉泰姆
News. When pin/CS is set to 1, the data and commands between main controller and CXLC8963B are invalid and initialized. Generate command mode or modeNMA嘉泰姆
Before switching, you must initialize the serial interface of the CXLC8963B with a high-level pulse. PIN DATA is a serial DATA input/output pin, read/NMA嘉泰姆
Write DATA and write commands through PIN DATA. Pin/RD is the read clock input pin. When the/RD signal is failling edge, the DATA output pin DATANMA嘉泰姆
On, between the rising edge of the/RD signal and the next failling edge, main controller should read the corresponding data. Pin/WR is the write clock input pin, inNMA嘉泰姆
The DATA, address, and command on PIN DATA are written to CXLC8963B when the/WR signal rises. Optional pin/IRQ can be used as the main controller andNMA嘉泰姆
Interface between CXLC8963B,/IRQ can be set as timer output or WDT overflow flag output by software. Main controller and CXLC8963B/IRQ phaseNMA嘉泰姆
After the connection, the time base or WDT function can be implemented.NMA嘉泰姆

 NMA嘉泰姆

5.6. System oscillatorNMA嘉泰姆
CXLC8963B system clock is used to generate time base/watchdog timer (WDT) clock frequency, LCD drive clock and sound frequency. In-chip RC vibrationNMA嘉泰姆
The oscillator (256KHz), Crystal oscillator (32.768KHz) or an external 256KHz clock set by software can generate the clock source. System oscillatorNMA嘉泰姆
For more information, see the following figure. Run the SYS DIS command to stop the system clock and LCD bias generator. The SYS DIS command is only applicable to on-chip RCNMA嘉泰姆
Oscillator or crystal oscillator, when the system clock stops working, the LCD will display blank, and the time base/watchdog timer function will also fail.NMA嘉泰姆

NMA嘉泰姆

The LCD OFF command is used to turn OFF the LCD bias generator. When the LCD bias generator is turned OFF, the SYS DIS command can be used to reduce the system power consumption,NMA嘉泰姆
SYS DIS is the power saving command. However, when the system clock is an external clock, the SYS DIS command cannot be used to turn off the system clock and reduce the system power consumption.NMA嘉泰姆
When the system starts to power up, CXLC8963B is in the SYS DIS state.NMA嘉泰姆
5.7.LCD driverNMA嘉泰姆
       CXLC8963B is a 128(32x 4) point LCD driver, which can be configured by software to 1/2 or 1/3 LCD driver bias and 2, 3NMA嘉泰姆
Or 4 public ports, which makes CXLC8963B suitable for a variety of LCD applications. LCD drive clock is generated by system clock frequency division, LCD driveNMA嘉泰姆
The frequency value of the moving clock is kept at 256Hz, which is generated by the RC oscillator in the crystal oscillator with the frequency of 32.768kHz or the external clock. LCD driver relatedNMA嘉泰姆
For more information, see the following table.NMA嘉泰姆

NMA嘉泰姆

Bold 100 is "100", indicating the command mode type. If continuous commands are executed, the mode class of other commands except the first commandNMA嘉泰姆
The type code is ignored. The LCD OFF command disables the LCD bias generator, thus turning OFF the LCD display; The LCD ON command makes the LCD bias generator effective,NMA嘉泰姆
Thus, the LCD display is turned on. BIAS & COM is LCD module related commands, which can make CXLC8963B compatible with most LCD modules.NMA嘉泰姆
5.8. Timing diagramNMA嘉泰姆
NMA嘉泰姆
NMA嘉泰姆
5.9. Command overviewNMA嘉泰姆
NMA嘉泰姆
Note: X :0 or 1;NMA嘉泰姆
a5 ~ a0:RAM address;NMA嘉泰姆
d3 ~ d0:RAM data;NMA嘉泰姆
D/C: Data/command mode.NMA嘉泰姆
All bold numbers, namely 110,101, and 100, are the mode command codes. 100 is the command mode type code. If you run continuous commands,NMA嘉泰姆
If the first command is created, the mode type code of other commands will be ignored. Sound frequency source and time base/WDT clock frequency source are powered by on-chip 256kHz RC oscillatorNMA嘉泰姆
The oscillator, 32.768kHz crystal oscillator or external 256kHz clock are generated, and the frequency calculation is as described above. We recommend that you use the master control after power-on reset.NMA嘉泰姆
The controller initializes the CXLC8963B because if the power-on reset fails, the CXLC8963B will not work properly.NMA嘉泰姆
5.10. Pin drive waveformNMA嘉泰姆
NMA嘉泰姆

6. Typical application circuit

In the display system consisting of main controller and CXLC8963B, note that:NMA嘉泰姆

•VLCD voltage must be lower than VDD;NMA嘉泰姆

•Adjust VLCD output voltage through VR resistor;NMA嘉泰姆

•Signal lines such as DATA,/WR,/CS, and/RD need to be connected with 10 kOhm pull-up resistor;NMA嘉泰姆

•If Crystal oscillator is used, load capacitance of 10 ~ 20pF must be matched.NMA嘉泰姆

VII. Packaging and size

CXLC8963B provides a variety of packaging forms, including SSOP48, LQFP44, QFN44, LQFP48, and QFN48, to meet the space and heat dissipation requirements in different scenarios. For more information about package sizes, see official specifications.NMA嘉泰姆

VIII. Summary

CXLC8963B, as a highly integrated LCD driver chip with low power consumption, has many functions such as display driver, timing management, sound prompt, etc. It is especially suitable for portable devices with strict requirements on power consumption and space, smart meter and industrial controller. Its flexible software configuration and rich hardware interfaces make the system design easier and more efficient.NMA嘉泰姆

If you are looking for a reliable and cost-optimized LCD driver solution, CXLC8963B is your ideal choice. For more technical information, sample application and purchase information, please visit the official website of jiatam:jtm-ic.com.NMA嘉泰姆

IX. Relevant chip selection guideMore similar products.....NMA嘉泰姆

◀ Previous:6-CH Bias Power Supply for LCD TVs CXLC89102 DC-DC converter provides six regulated voltages required by thin-film transistor (TFT) liquid crystal displays (LCD) panels. All output voltages are progra

Back to top

Next▶:Cxlc8963c LCD Driver Chip-72-Point Memory Image LCD Driver Solution | JTM-IC