Product information query
Products News
首页 > Products > MCU Memory ADC Clock  > ADC > High-Speed High-Precision ADC >Cxad33115a cxad33115b is a 4-channel 16 bit 125 MSPs analog-to-digital converter The chip is designed for low power consumption, small size and ease of use The conversion rate of the product
Cxad33115a cxad33115b is a 4-channel 16 bit 125 MSPs analog-to-digital converter The chip is designed for low power consumption, small size and ease of use The conversion rate of the product

This ADC requires one point eight V single power supply and LVPECL / CMOS / LVDS compatible sampling clock signal, in order to give full play to its performance. No external reference voltage source or driver is needed to meet many application requirements. The PLL allows the user to provide a single ADC sampling clock. The corresponding jesd204b data rate clock is generated by multiplying the PLL by the ADC sampling clock.

Cxad33115a cxad33115b is a 4-channel 16 bit 125 MSPs analog-to-digital converter The chip is designed for low power consumption, small size and ease of use The conversion rate of the product
Manual
Ordering

Ordering

Product introduction

目录

1.产品概述       2.产品特点     1Vj嘉泰姆

3.应用范围       4.技术规格书下载(PDF文档)1Vj嘉泰姆

5.产品封装       6.电路原理图  1Vj嘉泰姆

7.相关产品1Vj嘉泰姆

   产品概述 返回TOP1Vj嘉泰姆


          CXAD33115A CXAD33115B是一款4通道、16位、125 MSPS模数转换器(ADC)。该芯片内置采样保持电路,专门针对低功耗、小尺寸和易用性而设计。该产品的转换速率最高可达125 MSPS,具有杰出的动态性能与低功耗特性,适合强调小封装尺寸的应用。 该ADC要求采用1.8 V单电源供电以及LVPECL/CMOS/LVDS兼容型采样时钟信号,以便充分发挥其工作性能。无需外部基准电压源或驱动器件即可满足许多应用需求。 该ADC片内锁相环(PLL)允许用户提供单个ADC采样时钟,对应JESD204B数据速率时钟由PLL乘以该ADC采样时钟产生。 CXAD33115A CXAD33115B具有极低的功耗,正常工作时为832 mW。它还支持独立关断各通道,禁用所有通道时,典型功耗低于5.10 mW。 CXAD33115A CXAD33115B采用符合RoHS标准的56引脚QFN封装,额定温度范围为−45°C至+85°C。

   产品特点 返回TOP1Vj嘉泰姆


最高采样速率:125 MSPS1Vj嘉泰姆

信噪比(SNR):77.5dBFS @ 10MHz and 125MSPS1Vj嘉泰姆

无杂散动态范围(SFDR):90dBc @ 10MHz and 125MSPS1Vj嘉泰姆

中频采样频率可达 300MHz1Vj嘉泰姆

1.8V 单电源供电1Vj嘉泰姆

低功耗:796mW (125 MSPS)1Vj嘉泰姆

1.8V CMOS或LVDS输出1Vj嘉泰姆

1至8整数输入时钟分频器1Vj嘉泰姆

集成ADC时钟占空比稳定器1Vj嘉泰姆

多芯片同步功能1Vj嘉泰姆

可编程ADC内部基准电压源1Vj嘉泰姆

灵活的模拟输入范围:1.0V峰峰值至2.0V峰峰值1Vj嘉泰姆

节能的掉电模式1Vj嘉泰姆

大于90dB的通道隔离度1Vj嘉泰姆

串行端口控制1Vj嘉泰姆

   应用范围 返回TOP1Vj嘉泰姆


   a1Vj嘉泰姆

   技术规格书(产品PDF) 返回TOP 1Vj嘉泰姆


     需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持!1Vj嘉泰姆

 QQ截图20160419174301.jpg1Vj嘉泰姆

产品封装图 返回TOP1Vj嘉泰姆


image.png1Vj嘉泰姆

电路原理图 返回TOP1Vj嘉泰姆


a1Vj嘉泰姆

相关芯片选择指南 返回TOP                    更多同类产品......


高速高精度ADC系列(ADC)1Vj嘉泰姆

Part No.1Vj嘉泰姆

分辨率1Vj嘉泰姆

采样率1Vj嘉泰姆

通道数1Vj嘉泰姆

INL1Vj嘉泰姆

DNL1Vj嘉泰姆

满幅输入范围1Vj嘉泰姆

SNR1Vj嘉泰姆

SFDR1Vj嘉泰姆

Power Consumption1Vj嘉泰姆

数据1Vj嘉泰姆

输出接口1Vj嘉泰姆

Package1Vj嘉泰姆

CXAD33112A1Vj嘉泰姆

14bit1Vj嘉泰姆

1251Vj嘉泰姆

21Vj嘉泰姆

±2LSB1Vj嘉泰姆

±0.25LSB1Vj嘉泰姆

21Vj嘉泰姆

76dBFS1Vj嘉泰姆

>85dBc1Vj嘉泰姆

796mW1Vj嘉泰姆

CMOS/LVDS1Vj嘉泰姆

QFN641Vj嘉泰姆

CXAD33112B1Vj嘉泰姆

14bit1Vj嘉泰姆

1551Vj嘉泰姆

21Vj嘉泰姆

±2LSB1Vj嘉泰姆

±0.25LSB1Vj嘉泰姆

21Vj嘉泰姆

75.5dBFS1Vj嘉泰姆

>91dBc1Vj嘉泰姆

820mW1Vj嘉泰姆

CMOS1Vj嘉泰姆

QFN641Vj嘉泰姆

CXAD33112C1Vj嘉泰姆

14bit1Vj嘉泰姆

801Vj嘉泰姆

21Vj嘉泰姆

±1.5LSB1Vj嘉泰姆

±0.5LSB1Vj嘉泰姆

21Vj嘉泰姆

76.5dBFS1Vj嘉泰姆

>88dBc1Vj嘉泰姆

477mW1Vj嘉泰姆

CMOS/LVDS1Vj嘉泰姆

QFN641Vj嘉泰姆

CXAD33113A1Vj嘉泰姆

14bit1Vj嘉泰姆

1251Vj嘉泰姆

41Vj嘉泰姆

±2LSB1Vj嘉泰姆

±0.5LSB1Vj嘉泰姆

21Vj嘉泰姆

76.4dBFS1Vj嘉泰姆

>84.4dBc1Vj嘉泰姆

580mW1Vj嘉泰姆

Serial LVDS1Vj嘉泰姆

QFN481Vj嘉泰姆

CXAD33113B1Vj嘉泰姆

14bit1Vj嘉泰姆

801Vj嘉泰姆

41Vj嘉泰姆

±1LSB1Vj嘉泰姆

±0.4LSB1Vj嘉泰姆

21Vj嘉泰姆

76.6dBFS1Vj嘉泰姆

>85.5dBc1Vj嘉泰姆

525mW1Vj嘉泰姆

Serial LVDS1Vj嘉泰姆

QFN481Vj嘉泰姆

CXAD33114A1Vj嘉泰姆

16bit1Vj嘉泰姆

1251Vj嘉泰姆

21Vj嘉泰姆

±4.5LSB1Vj嘉泰姆

±0.5LSB1Vj嘉泰姆

21Vj嘉泰姆

77dBFS1Vj嘉泰姆

>90dBc1Vj嘉泰姆

796mW1Vj嘉泰姆

CMOS/LVDS1Vj嘉泰姆

QFN641Vj嘉泰姆

CXAD33114B1Vj嘉泰姆

16bit1Vj嘉泰姆

801Vj嘉泰姆

21Vj嘉泰姆

±4.5LSB1Vj嘉泰姆

±0.5LSB1Vj嘉泰姆

21Vj嘉泰姆

77.5dBFS1Vj嘉泰姆

>90dBc1Vj嘉泰姆

477mW1Vj嘉泰姆

CMOS/LVDS1Vj嘉泰姆

QFN641Vj嘉泰姆

CXAD33115A1Vj嘉泰姆

16bit1Vj嘉泰姆

1251Vj嘉泰姆

41Vj嘉泰姆

±2.2LSB1Vj嘉泰姆

±0.25LSB1Vj嘉泰姆

2.81Vj嘉泰姆

81.1dBFS1Vj嘉泰姆

>94.7dBc1Vj嘉泰姆

832mW1Vj嘉泰姆

JESD204B1Vj嘉泰姆

QFN561Vj嘉泰姆

CXAD33115B1Vj嘉泰姆

16bit1Vj嘉泰姆

1251Vj嘉泰姆

41Vj嘉泰姆

±4.5LSB1Vj嘉泰姆

±0.7LSB1Vj嘉泰姆

21Vj嘉泰姆

78.6dBFS1Vj嘉泰姆

>90dBc1Vj嘉泰姆

630mW1Vj嘉泰姆

Serial LVDS1Vj嘉泰姆

QFN481Vj嘉泰姆