Product information query
Products News
首页 > Products > MCU Memory ADC Clock  > Real Time Clock >The CXCL3471BC7 series are high frequency low power consumption PLL clock generator ICs with divider circuit multiplier PLL circuit. Laser trimming gives the option of being able to select
The CXCL3471BC7 series are high frequency low power consumption PLL clock generator ICs with divider circuit multiplier PLL circuit. Laser trimming gives the option of being able to select

Output frequency (fQ0) is equal to reference clock oscillation (fCLKin) multiplied by N/M, within a range of 1MHz to 100MHz. Further, frequency within a range of 32kHz to 36MHz can be inputted as a reference clock. The IC stops operation when low level signal is inputted to the CE pin. For this, consumption current can be reduced and output will be one of high-impedance. Because the series is semi-custom, please ask Torex sales contacts for your requested specifications such as input/output frequency, supply voltage. However, the series has the limit of specifications; therefore, your request may not be fully satisfied with your requested frequency range.

The CXCL3471BC7 series are high frequency low power consumption PLL clock generator ICs with divider circuit multiplier PLL circuit. Laser trimming gives the option of being able to select
Manual
Ordering

Ordering

Product introduction

目录

1.产品概述       2.产品特点     ldv嘉泰姆

3.应用范围       4.技术规格书下载(PDF文档)ldv嘉泰姆

5.产品封装       6.电路原理图  ldv嘉泰姆

7.相关产品ldv嘉泰姆

   产品概述 返回TOPldv嘉泰姆


    CXCL3471BC7系列是内置分频, 倍频电路, 在整个频率范围内保持低消耗电流, 具有超小型封装的PLL时钟发生器IC。输入端分频比(M), 输出端分频比(N)的值均可以在1~256范围内通过激光微调方式自由选择。输出时钟(fQ0)的频率等于标准时钟输入频率乘以N/M的比值(即fQ0=fCLKin×N/M)。时钟输出的频率范围为:1MHz~100MHz。时钟输入频率的范围为:32kHz~36MHz。当CE端子输入低电平时,整个芯片停止工作,此时芯片的消耗电流会低于10uA。待机时输出为高阻抗。本产品提供部分客户定制品,有需要时请提供详细的规格要求(输入, 输出频率, 工作电压等)向本公司的各分公司咨询。即使在本产品的规定规格范围内,请注意有些临界范围的频率的设定可能是无法实现的。The CXCL3471BC7 series are high frequency, low power consumption PLL clock generator ICs with divider circuit & multiplier PLL circuit. Laser trimming gives the option of being able to select from input divider ratios (M) of 1 to 256 and output divider ratios (N) of 1 to 256. Output frequency (fQ0) is equal to reference clock oscillation (fCLKin) multiplied by N/M, within a range of 1MHz to 100MHz. Further, frequency within a range of 32kHz to 36MHz can be inputted as a reference clock. The IC stops operation when low level signal is inputted to the CE pin. For this, consumption current can be reduced and output will be one of high-impedance. Because the series is semi-custom, please ask Torex sales contacts for your requested specifications such as input/output frequency, supply voltage. However, the series has the limit of specifications; therefore, your request may not be fully satisfied with your requested frequency range.ldv嘉泰姆

   产品特点 返回TOPldv嘉泰姆


blob.pngldv嘉泰姆

   应用范围 返回TOPldv嘉泰姆


● Clock for controlling a Imaging dot ldv嘉泰姆

● Microcomputer and HDD drives ldv嘉泰姆

● Cordless phones ldv嘉泰姆

● Wireless communication equipment ldv嘉泰姆

● PDAs ldv嘉泰姆

● Cameras, VCRs ldv嘉泰姆

● Various system clocksldv嘉泰姆

   技术规格书(产品PDF) 返回TOP ldv嘉泰姆


     需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持!ldv嘉泰姆

 QQ截图20160419174301.jpgldv嘉泰姆

产品封装图 返回TOPldv嘉泰姆


blob.pngldv嘉泰姆

电路原理图 返回TOPldv嘉泰姆


blob.pngldv嘉泰姆

相关芯片选择指南 返回TOP                       更多同类产品......


LL时钟发生器ldv嘉泰姆

产品名称ldv嘉泰姆

特点ldv嘉泰姆

封装ldv嘉泰姆

电压范围(V)ldv嘉泰姆

输出频率(MHz)ldv嘉泰姆

消耗电流ldv嘉泰姆

(mA)ldv嘉泰姆

MINldv嘉泰姆

MAXldv嘉泰姆

MINldv嘉泰姆

MAXldv嘉泰姆

CXCL3470ldv嘉泰姆

内置基频晶振电路PLL,对应高频ldv嘉泰姆

SOT-26ldv嘉泰姆

3ldv嘉泰姆

5ldv嘉泰姆

50ldv嘉泰姆

160ldv嘉泰姆

10ldv嘉泰姆

CXCL3471BC5ldv嘉泰姆

分頻因子:1.3~2047分頻倍ldv嘉泰姆

頻因子:6~2047倍頻ldv嘉泰姆

SOT-26 ldv嘉泰姆

USP-6Bldv嘉泰姆

2.97ldv嘉泰姆

5.5ldv嘉泰姆

3ldv嘉泰姆

30ldv嘉泰姆

3ldv嘉泰姆

CXCL3471BC7ldv嘉泰姆

输入端分频范围(M): 1~256分周,ldv嘉泰姆

输出端分频范围(N): 1~256分周ldv嘉泰姆

SOT-25 ldv嘉泰姆

USP-6Cldv嘉泰姆

2.5ldv嘉泰姆

5.5ldv嘉泰姆

1ldv嘉泰姆

100ldv嘉泰姆

3ldv嘉泰姆

CXCL3471BC8ldv嘉泰姆

输入端分频范围(M): 1~256分周,ldv嘉泰姆

输出端分频范围(N): 1~256分周ldv嘉泰姆

SOT-26Wldv嘉泰姆

USP-6Cldv嘉泰姆

2.5ldv嘉泰姆

5.5ldv嘉泰姆

1ldv嘉泰姆

100ldv嘉泰姆

5ldv嘉泰姆