• "

Ordering

目录ogj嘉泰姆

1.产品概述                       2.产品特点ogj嘉泰姆
3.应用范围                       4.下载产品资料PDF文档 ogj嘉泰姆
5.产品封装图                     6.电路原理图                   ogj嘉泰姆
7.功能概述                        8.相关产品ogj嘉泰姆

一,产品概述(General Description)    ogj嘉泰姆

          The CXSD62126 is a 3A synchronous-rectified Buck converter with integratedogj嘉泰姆
70m Ω power MOSFETs. The CXSD62126, designed with a current-mode contrologj嘉泰姆
scheme,can convert wide input voltage of 4.3V to 14V to the output voltageogj嘉泰姆
adjustable from 0.8V to VIN to provide excellent output voltage regulation.ogj嘉泰姆
For high efficiency over all load current range, the CXSD62126 is equippedogj嘉泰姆
with an automatic Skip/PWM mode operation. At light load, the IC operatesogj嘉泰姆
in the Skip mode, which keeps a constant minimum inductor peak current,ogj嘉泰姆
to reduce switching losses. At heavy load, the IC works in PWM mode, whichogj嘉泰姆
inductor peak current is programmed by the COMP voltage, to provide highogj嘉泰姆
efficiency and excel lent output voltage regulation.The CXSD62126 is alsoogj嘉泰姆
equipped with power-on-reset,soft-start, soft-stop, and whole protectionsogj嘉泰姆
(under-voltage,over-voltage, over-temperature, and current-limit) into aogj嘉泰姆
single package. In shutdown mode, the supply current drops below 3μA.ogj嘉泰姆
This device, available in a 8-pin SOP-8 package, provides a very compactogj嘉泰姆
system solution with minimal external components and PCB area.ogj嘉泰姆
二.产品特点(Features)ogj嘉泰姆

Wide Input Voltage from 4.3V to 14Vogj嘉泰姆
Output Current up to 3Aogj嘉泰姆
Adjustable Output Voltage from 0.8V to V INogj嘉泰姆
- ±2% System Accuracyogj嘉泰姆
70mΩ Integrated Power MOSFETsogj嘉泰姆
High Efficiency up to 95%ogj嘉泰姆
- Automatic Skip/PWM Mode Operationogj嘉泰姆
Current-Mode Operationogj嘉泰姆
- Easy Feedback Compensationogj嘉泰姆
- Stable with Low ESR Output Capacitorsogj嘉泰姆
- Fast Load/Line Transient Responseogj嘉泰姆
Power-On-Reset Monitoringogj嘉泰姆
Fixed 500kHz Switching Frequency in PWM Modeogj嘉泰姆
Built-In Digital Soft-Start and Soft-Stopogj嘉泰姆
Current-Limit Protection with Frequency Foldbackogj嘉泰姆
123% Over-Voltage Protectionogj嘉泰姆
Hiccup-Mode 50% Under-Voltage Protectionogj嘉泰姆
Over-Temperature Protectionogj嘉泰姆
<3μA Quiescent Current in Shutdown Modeogj嘉泰姆
Small SOP-8 Packageogj嘉泰姆
Lead Free and Green Devices Availableogj嘉泰姆
(RoHS Compliant)ogj嘉泰姆
三,应用范围 (Applications)ogj嘉泰姆

OLPC, UMPCogj嘉泰姆
Notebook Computerogj嘉泰姆
Handheld Portable Deviceogj嘉泰姆
Step-Down Converters Requiring High Efficiencyogj嘉泰姆
and 3A Output Currentogj嘉泰姆
四.下载产品资料PDF文档 ogj嘉泰姆

需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！ogj嘉泰姆

 ogj嘉泰姆

五,产品封装图 (Package)ogj嘉泰姆

ogj嘉泰姆

六.电路原理图ogj嘉泰姆

ogj嘉泰姆

七,功能概述ogj嘉泰姆

Thermal Considerationogj嘉泰姆

In most applications, the JTMA7104A does not dissipate much heat due to its high efficiency. But, in applicationsogj嘉泰姆
where the JTMA7104A is running at high ambient tem perature with low supply voltage and high duty cycles, theogj嘉泰姆
heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reachesogj嘉泰姆
approximately 150°C, both power switches will be turned off and the SW node will become high impedance.ogj嘉泰姆
To avoid the JTMA7104A from exceeding the maximum junction temperature, the user will need to do some ther-ogj嘉泰姆
mal analysis. The goal of the thermal analysis is to deter mine whether the power dissipated exceeds the maxi-ogj嘉泰姆
mum junction temperature of the part. The power dissipated by the part is approximated:ogj嘉泰姆
PD ≅ IOUT2 x (RP-FET x D+RN-FET x (1-D))ogj嘉泰姆
The temperature rise is given by:ogj嘉泰姆
TR = (PD)(èJA)ogj嘉泰姆
Where PD is the power dissipated by the regulator, D isogj嘉泰姆
duty cycle of main switchogj嘉泰姆
D = VOUT/VINogj嘉泰姆
The èJA is the thermal resistance from the junction of theogj嘉泰姆
die to the ambient temperature. The junction temperature,ogj嘉泰姆
TJ, is given by:ogj嘉泰姆
TJ = TA + TRogj嘉泰姆
Where TA is the ambient temperature.
Layout Considerationogj嘉泰姆
For all switching power supplies, the layout is an impor tant step in the design; especially at high peak currentsogj嘉泰姆
and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and dutyogj嘉泰姆
cycle jitter.ogj嘉泰姆
1. The input capacitor should be placed close to the VIN and GND. Connecting the capacitor and VIN/GND withogj嘉泰姆
short and wide trace without any via holes for good input voltage filtering. The distance between VIN/GNDogj嘉泰姆
to capacitor less than 2mm respectively is recommended.ogj嘉泰姆
2. To minimize copper trace connections that can inject noise into the system, the inductor should be placedogj嘉泰姆
as close as possible to the SW pin to minimize the noise coupling into other circuits.ogj嘉泰姆
3. The output capacitor should be place closed to converter VOUT and GND.ogj嘉泰姆
4. Since the feedback pin and network is a high imped ance circuit the feedback network should be routedogj嘉泰姆
away from the inductor. The feedback pin and feedback network should be shielded with a ground planeogj嘉泰姆
or trace to minimize noise coupling into this circuit.ogj嘉泰姆
5. A star ground connection or ground plane minimizes ground shifts and noise is recommended.ogj嘉泰姆
八,相关产品                  更多同类产品.......ogj嘉泰姆

◀ Previous:CXSD62125 CXSD62125A 1.5MHz high efficiency monolithic synchronous buck regulator. Design with current mode scheme, stable with ceramic output capacitor.

Back to top

Next▶:3A 12V Synchronous-Rectified Buck Converter CXSD62127 is a 3A synchronous-rectified Buck converter with integrated 55mW power MOSFETs The designed with a current-mode control scheme