Product information query
Products News
首页 > Products > Power Management > DC/DC Step-Down Converter > Buck Step-Down Converter >CXSD6273 integrates synchronous buck PWM linear controller, and 0.8V Reference Out Voltage, as well as the monitoring and protection functions into a single package. The fixed 300kHz switchin
CXSD6273 integrates synchronous buck PWM linear controller, and 0.8V Reference Out Voltage, as well as the monitoring and protection functions into a single package. The fixed 300kHz switchin

The CXSD6273 integrates synchronous buck PWM, linear controller, and 0.8V Reference
Out Voltage, as well as the monitoring and protection functions into a single package. The
fixed 300kHz switching frequency synchro-nous PWM controller drives dual N-channel
MOSFETs,which provides one controlled power output with over-voltage and over-current
protections. Linear controller drives an external N-channel MOSFET with under-volt-
age protection.
The CXSD6273 provides excellent regulation for output load variation. An internal 0.8V
temperature-compensated ref-erence voltage is designed to meet the requirement of
low output voltage applications.
The CXSD6273 with excellent protection functions: POR,OCP, OVP and UVP. The
Power-On-Reset (POR) circuit can monitor VCC12 supply voltage exceeds its threshold
voltage while the controller is running, and a built-in digi-tal soft-start provides both outputs
with controlled rising voltage. The Over-Current Protection (OCP) monitors the output current
by using the voltage drop across the lower MOSFET’s RDS(ON), comparing with the voltage
of OCSET pin, VOCSET. The maximum VOCSET voltage is limited to the internal default value
0.25V. In addition, when OCSET pin is floating (no ROCSET resistor), the over current threshold
will also be internal default value, 0.25V. When the output current reaches the trip point, the
controller will shutdown the IC directly, and latch the converter’s output. The Un-der-Voltage Protection (UVP) monitors the voltage of FBL pin for short-circuit protection. When the VFBL is less than
50% of VREF, the controller will shutdown the IC directly.The Over-Voltage Protection (OVP)
monitors the voltage of FB. When the VFB is over 135% of VREF, the controller will
make Low-side gate signal fully turn on until the fault events are removed.

CXSD6273 integrates synchronous buck PWM linear controller, and 0.8V Reference Out Voltage, as well as the monitoring and protection functions into a single package. The   fixed 300kHz switchin
Manual
  • "

Ordering

Ordering

Product introduction

目录h7q嘉泰姆

1.产品概述                       2.产品特点h7q嘉泰姆
3.应用范围                       4.下载产品资料PDF文档 h7q嘉泰姆
5.产品封装图                     6.电路原理图                   h7q嘉泰姆
7.功能概述                        8.相关产品

一,产品概述(General Description)   h7q嘉泰姆


           The CXSD6273 integrates synchronous buck PWM, linear controller, and 0.8V Referenceh7q嘉泰姆
Out Voltage, as well as the monitoring and protection functions into a single package. The  h7q嘉泰姆
fixed 300kHz switching frequency synchro-nous PWM controller drives dual N-channelh7q嘉泰姆
MOSFETs,which provides one controlled power output with over-voltage and over-currenth7q嘉泰姆
protections. Linear controller drives an external N-channel MOSFET with under-volt-h7q嘉泰姆
age protection.h7q嘉泰姆
      The CXSD6273 provides excellent regulation for output load variation. An internal 0.8Vh7q嘉泰姆
temperature-compensated ref-erence voltage is designed to meet the requirement ofh7q嘉泰姆
low output voltage applications.h7q嘉泰姆
      The CXSD6273 with excellent protection functions: POR,OCP, OVP and UVP. Theh7q嘉泰姆
Power-On-Reset (POR) circuit can monitor VCC12 supply voltage exceeds its thresholdh7q嘉泰姆
voltage while the controller is running, and a built-in digi-tal soft-start provides both outputsh7q嘉泰姆
with controlled rising voltage. The Over-Current Protection (OCP) monitors the output currenth7q嘉泰姆
by using the voltage drop across the lower MOSFET’s RDS(ON), comparing with the voltageh7q嘉泰姆
of OCSET pin, VOCSET. The maximum VOCSET voltage is limited to the internal default valueh7q嘉泰姆
0.25V. In addition, when OCSET pin is floating (no ROCSET resistor), the over current thresholdh7q嘉泰姆
will also be internal default value, 0.25V. When the output current reaches the trip point, theh7q嘉泰姆
controller will shutdown the IC directly, and latch the converter’s output. The Un-der-Voltage Protection (UVP) monitors the voltage of FBL pin for short-circuit protection. When the VFBL is less thanh7q嘉泰姆
50% of VREF, the controller will shutdown the IC directly.The Over-Voltage Protection (OVP)h7q嘉泰姆
monitors the voltage of FB. When the VFB is over 135% of VREF, the controller willh7q嘉泰姆
make Low-side gate signal fully turn on until the fault events are removed.h7q嘉泰姆
二.产品特点(Features)h7q嘉泰姆


1.)Two Regulated Voltages and REF_OUT    Synchronous Buck Converterh7q嘉泰姆
     Linear Regulatorh7q嘉泰姆
    REF_OUT = 0.8V±1% with 3mA Source Currenth7q嘉泰姆
2.)Single 12V Power Supply Requiredh7q嘉泰姆
3.)Excellent Both Output Voltage Regulationh7q嘉泰姆
    0.8V Internal Referenceh7q嘉泰姆
    ±1% Over Line Voltage and Temperatureh7q嘉泰姆
4.)Integrated Soft-Start for PWM and Linear Outputsh7q嘉泰姆
5.)300KHz Fixed Switching Frequencyh7q嘉泰姆
6.)Voltage Mode PWM Control Design and Up to 89%(Typ.) Duty Cycleh7q嘉泰姆
7.)Under-Voltage Protection Monitoring Linear Out-puth7q嘉泰姆
8.)Over-Voltage Protection Monitoring PWM Outputh7q嘉泰姆
9.)Over-Current Protection for PWM Output  Sense Low-side MOSFET’s RDS(ON)h7q嘉泰姆

10.)SOP-14, SSOP-16 and Compact QFN4x4-16 pack-agesh7q嘉泰姆
11.)Lead Free and Green Devices Available(RoHS Compliant)h7q嘉泰姆
三,应用范围 (Applications)h7q嘉泰姆


      Graphic Cardsh7q嘉泰姆
四.下载产品资料PDF文档 h7q嘉泰姆


需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持h7q嘉泰姆

 QQ截图20160419174301.jpgh7q嘉泰姆

五,产品封装图 (Package)h7q嘉泰姆
h7q嘉泰姆
FUNCTION NAMEFUNCTIONh7q嘉泰姆

PIN NO.h7q嘉泰姆

NAMEh7q嘉泰姆

FUNCTIONh7q嘉泰姆

SOP-14h7q嘉泰姆

SSOP-16h7q嘉泰姆

QFN4x4-16h7q嘉泰姆

   

1h7q嘉泰姆

15h7q嘉泰姆

 

BOOTh7q嘉泰姆

This pin provides the bootstrap voltage to the upper gate driver for driving the N-channel MOSFET. An external capacitor from PHASE to BOOT, an internaldiode, and the power supply voltage VCC12, generates the bootstrap voltageh7q嘉泰姆
for the upper gate diver (UGATE).h7q嘉泰姆

2h7q嘉泰姆

2h7q嘉泰姆

16h7q嘉泰姆

FS_DISh7q嘉泰姆

This pin provides shutdown function. When pulling low the FS_DIS pin near GND will shutdown both regulators; almost any NFET or other pull-down device (< 1k. impedance) should work. Upon release of the FS_DIS pin, it willh7q嘉泰姆
enable both outputs back into regulation.h7q嘉泰姆

3h7q嘉泰姆

3h7q嘉泰姆

1h7q嘉泰姆

COMPh7q嘉泰姆

This pin is the output of PWM error amplifier. It is used to set the compensation components.h7q嘉泰姆

4h7q嘉泰姆

4h7q嘉泰姆

2h7q嘉泰姆

FBh7q嘉泰姆

This pin is the inverting input of the PWM error amplifier. It is used to set the output voltage and the compensation components. This pin is also monitoredh7q嘉泰姆
for under-voltage protection, when the FB voltage is under 50% of referenceh7q嘉泰姆
voltage (0.4V), both outputs will be shutdowned immediately.h7q嘉泰姆

5h7q嘉泰姆

5h7q嘉泰姆

3h7q嘉泰姆

DRIVEh7q嘉泰姆

This pin drives the gate of an external N-channel MOSFET for linear regulator.h7q嘉泰姆
It is also used to set the compensation for some specific applications, forh7q嘉泰姆
example, with low values of output capacitance and ESR.h7q嘉泰姆

6h7q嘉泰姆

6h7q嘉泰姆

4h7q嘉泰姆

FBLh7q嘉泰姆

This pin is the inverting input of the linear regulator error amplifier. It is used toh7q嘉泰姆
set the output voltage. This pin is also monitored for under-voltage protection,when the FBL voltage is under 50% of reference voltage(0.4V), both outputs will be shutdown immediately.h7q嘉泰姆

7h7q嘉泰姆

7,8h7q嘉泰姆

5,6h7q嘉泰姆

GNDh7q嘉泰姆

This pin is the signal ground pin. Connect the GND pin to a good ground plane.h7q嘉泰姆

8h7q嘉泰姆

9,10h7q嘉泰姆

7,8h7q嘉泰姆

VCC12h7q嘉泰姆

Power supply input pin. Connect a nominal 12V power supply to this pin. Thepower- on reset function monitors the input voltage at this pin. It is recommended that a decoupling capacitor (1 to 10μF) be connected to GND for noise decoupling.h7q嘉泰姆

9h7q嘉泰姆

11h7q嘉泰姆

9h7q嘉泰姆

REF_OUTh7q嘉泰姆

This pin provides a buffed voltage, which is from internal reference voltage. It is recommended that a 1mF capacitor is connected to ground for stability.h7q嘉泰姆
When VOCSET is above 1V, the REF_OUT buffer will be closed, the VREF_OUT is 0V.h7q嘉泰姆

10h7q嘉泰姆

12h7q嘉泰姆

10h7q嘉泰姆

OCSETh7q嘉泰姆

Connect a resistor (ROCSET) from this pin to GND, an internal 40mA current source will flow through this resistor and create a voltage drop. When VCC12 reaches the POR rising threshold voltage, the voltage drop of ROCSET will beh7q嘉泰姆
memoried and compared with the voltage across the lower MOSFET. The threshold of the over current limit is therefore given by: IOCSET × ROCSET ILIMIT = RDS(ON)(LOW − Side)h7q嘉泰姆
The CXSD6273 has a internal OCP voltage source, and the value is around 0.25V. When the ROCSET x IOCSET is bigger than 0.25V or the OCSET PIN is floating (no ROCSET resistor), the over current threshold will be the internal default value 0.25V.h7q嘉泰姆

11h7q嘉泰姆

13h7q嘉泰姆

11h7q嘉泰姆

LGATEh7q嘉泰姆

This pin is the gate driver for the lower MOSFET of PWM output.h7q嘉泰姆

12h7q嘉泰姆

14h7q嘉泰姆

12h7q嘉泰姆

PGNDh7q嘉泰姆

This pin is the power ground pin for the lower gate driver. It should be tied to GND pin on the board.h7q嘉泰姆

13h7q嘉泰姆

15h7q嘉泰姆

13h7q嘉泰姆

PHASEh7q嘉泰姆

This pin is the return path for the upper gate driver. Connect this pin to the upper MOSFET source, and connect a capacitor to BOOT for the bootstrap voltage. This pin is also used to monitor the voltage drop across the lowerh7q嘉泰姆
MOSFET for over-current protection.h7q嘉泰姆

14h7q嘉泰姆

16h7q嘉泰姆

14h7q嘉泰姆

UGATEh7q嘉泰姆

This pin is the gate driver for the upper MOSFET of PWM output.h7q嘉泰姆

六.电路原理图h7q嘉泰姆


blob.pngh7q嘉泰姆

七,功能概述h7q嘉泰姆


Function Description (Cont.)h7q嘉泰姆

Over-Current Protection (Cont.)h7q嘉泰姆
When OCSET PIN is floating, the VOCSET will be pulled high and the over current threshold will be theh7q嘉泰姆

 internal default value 0.25V. When the voltage drop across the lower MOSFET’s RDS(ON) is larger thanh7q嘉泰姆

 0.25V, an over-cur-rent condition is detected, the controller will shutdown the IC directly, and latch h7q嘉泰姆

the converter’s output. h7q嘉泰姆
Over Voltage Protectionh7q嘉泰姆
The FB pin is monitored during converter operation by its own Over Voltage(OV) comparator. If theh7q嘉泰姆

 FB voltage is over 135% of the reference voltage, the controller will make Low-Side gate signal fully h7q嘉泰姆

turn on until the fault events are removed.h7q嘉泰姆
Under Voltage Protectionh7q嘉泰姆
The FBL pin is monitored during converter operation by its own Under Voltage (UV) comparator. If h7q嘉泰姆

the FBL voltage drop below 50% of the reference voltage (50% of 0.8V =0.4V), a fault signal is h7q嘉泰姆

internally generated, and the de-vice turns off both high-side and low-side MOSFET and the h7q嘉泰姆

converter’s output is latched to be floating. The con-troller will shutdown the IC directly.h7q嘉泰姆
Shutdown and Enableh7q嘉泰姆
Pulling low the FS_DIS pin near GND by an open drain transistor or other pull-down device h7q嘉泰姆

(<1k. impedance)will shutdown both regulators. Upon release of the FS_DIS pin, it willh7q嘉泰姆

 enable both outputs back into regulation. In shutdown mode, the UGATE and LGATEh7q嘉泰姆

 turn off and pull to PHASE and GND respectively.h7q嘉泰姆

八,相关产品                          更多同类产品...... h7q嘉泰姆


Switching Regulator >   Buck Controllerh7q嘉泰姆

Part_No h7q嘉泰姆

Package h7q嘉泰姆

Archih7q嘉泰姆

tectuh7q嘉泰姆

Phaseh7q嘉泰姆

No.ofh7q嘉泰姆

PWMh7q嘉泰姆

Outputh7q嘉泰姆

Output h7q嘉泰姆

Currenth7q嘉泰姆

(A) h7q嘉泰姆

Inputh7q嘉泰姆

Voltage (V) h7q嘉泰姆

Referenceh7q嘉泰姆

Voltageh7q嘉泰姆

(V) h7q嘉泰姆

Bias h7q嘉泰姆

Voltageh7q嘉泰姆

(V) h7q嘉泰姆

Quiescenth7q嘉泰姆

Currenth7q嘉泰姆

(uA) h7q嘉泰姆

minh7q嘉泰姆

maxh7q嘉泰姆

CXSD6273h7q嘉泰姆

SOP-14h7q嘉泰姆

QSOP-16h7q嘉泰姆

QFN4x4-16h7q嘉泰姆

VM    h7q嘉泰姆

1   h7q嘉泰姆

1     h7q嘉泰姆

30h7q嘉泰姆

2.9    h7q嘉泰姆

13.2h7q嘉泰姆

0.9h7q嘉泰姆

12     h7q嘉泰姆

8000h7q嘉泰姆

CXSD6274h7q嘉泰姆

SOP-8h7q嘉泰姆

VM   h7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

20h7q嘉泰姆

2.9  h7q嘉泰姆

13.2 h7q嘉泰姆

0.8h7q嘉泰姆

12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6274Ch7q嘉泰姆

SOP-8h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

20h7q嘉泰姆

2.9h7q嘉泰姆

13.2h7q嘉泰姆

0.8h7q嘉泰姆

12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6275h7q嘉泰姆

QFN4x4-24h7q嘉泰姆

VMh7q嘉泰姆

2h7q嘉泰姆

1h7q嘉泰姆

60h7q嘉泰姆

3.1h7q嘉泰姆

13.2h7q嘉泰姆

0.6h7q嘉泰姆

12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6276h7q嘉泰姆

SOP-8h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

20h7q嘉泰姆

2.2h7q嘉泰姆

13.2h7q嘉泰姆

0.8h7q嘉泰姆

5~12h7q嘉泰姆

2100h7q嘉泰姆

CXSD6276Ah7q嘉泰姆

SOP-8h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

20h7q嘉泰姆

2.2h7q嘉泰姆

13.2h7q嘉泰姆

0.8h7q嘉泰姆

5~12h7q嘉泰姆

2100h7q嘉泰姆

CXSD6277/A/Bh7q嘉泰姆

SOP8|TSSOP8h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

5h7q嘉泰姆

5h7q嘉泰姆

13.2h7q嘉泰姆

1.25|0.8h7q嘉泰姆

5~12h7q嘉泰姆

3000h7q嘉泰姆

CXSD6278h7q嘉泰姆

SOP-8h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

10h7q嘉泰姆

3.3h7q嘉泰姆

5.5h7q嘉泰姆

0.8h7q嘉泰姆

5h7q嘉泰姆

2100h7q嘉泰姆

CXSD6279Bh7q嘉泰姆

SOP-14h7q嘉泰姆

VM   h7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

10h7q嘉泰姆

5h7q嘉泰姆

13.2h7q嘉泰姆

0.8h7q嘉泰姆

12h7q嘉泰姆

2000h7q嘉泰姆

CXSD6280h7q嘉泰姆

TSSOP-24h7q嘉泰姆

|QFN5x5-32h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

2h7q嘉泰姆

20h7q嘉泰姆

5h7q嘉泰姆

13.2h7q嘉泰姆

0.6h7q嘉泰姆

5~12h7q嘉泰姆

4000h7q嘉泰姆

CXSD6281Nh7q嘉泰姆

SOP14h7q嘉泰姆

QSOP16h7q嘉泰姆

QFN-16h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

30h7q嘉泰姆

2.9h7q嘉泰姆

13.2h7q嘉泰姆

0.9h7q嘉泰姆

12h7q嘉泰姆

4000h7q嘉泰姆

CXSD6282h7q嘉泰姆

SOP-14h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

30h7q嘉泰姆

2.2h7q嘉泰姆

13.2h7q嘉泰姆

0.6h7q嘉泰姆

12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6282Ah7q嘉泰姆

SOP-14h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

30h7q嘉泰姆

2.2h7q嘉泰姆

13.2h7q嘉泰姆

0.6h7q嘉泰姆

12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6283h7q嘉泰姆

SOP-14h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

25h7q嘉泰姆

2.2h7q嘉泰姆

13.2h7q嘉泰姆

0.8h7q嘉泰姆

12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6284/Ah7q嘉泰姆

LQFP7x7 48h7q嘉泰姆

TQFN7x7-48h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

6h7q嘉泰姆

0.015h7q嘉泰姆

1.4h7q嘉泰姆

6.5h7q嘉泰姆

-h7q嘉泰姆

5h7q嘉泰姆

1800h7q嘉泰姆

CXSD6285h7q嘉泰姆

TSSOP-24Ph7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

2h7q嘉泰姆

20h7q嘉泰姆

2.97h7q嘉泰姆

5.5h7q嘉泰姆

0.8h7q嘉泰姆

5~12h7q嘉泰姆

5000h7q嘉泰姆

CXSD6286h7q嘉泰姆

SOP-14h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

10h7q嘉泰姆

5h7q嘉泰姆

13.2h7q嘉泰姆

0.8h7q嘉泰姆

12h7q嘉泰姆

3000h7q嘉泰姆

CXSD6287h7q嘉泰姆

SOP-8-P|DIP-8h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

1h7q嘉泰姆

30h7q嘉泰姆

2.9h7q嘉泰姆

13.2h7q嘉泰姆

1.2h7q嘉泰姆

12h7q嘉泰姆

3000h7q嘉泰姆

CXSD6288h7q嘉泰姆

SSOP28h7q嘉泰姆

QFN4x4-24h7q嘉泰姆

VMh7q嘉泰姆

1h7q嘉泰姆

2h7q嘉泰姆

20h7q嘉泰姆

5h7q嘉泰姆

24h7q嘉泰姆

0.9h7q嘉泰姆

5</h7q嘉泰姆