Product information query
Products News
首页 > Products > Power Management > DC/DC Step-Down Converter > Buck Step-Down Converter >CXSD6273 integrates synchronous buck PWM linear controller, and 0.8V Reference Out Voltage, as well as the monitoring and protection functions into a single package. The fixed 300kHz switchin
CXSD6273 integrates synchronous buck PWM linear controller, and 0.8V Reference Out Voltage, as well as the monitoring and protection functions into a single package. The fixed 300kHz switchin

The CXSD6273 integrates synchronous buck PWM, linear controller, and 0.8V Reference
Out Voltage, as well as the monitoring and protection functions into a single package. The
fixed 300kHz switching frequency synchro-nous PWM controller drives dual N-channel
MOSFETs,which provides one controlled power output with over-voltage and over-current
protections. Linear controller drives an external N-channel MOSFET with under-volt-
age protection.
The CXSD6273 provides excellent regulation for output load variation. An internal 0.8V
temperature-compensated ref-erence voltage is designed to meet the requirement of
low output voltage applications.
The CXSD6273 with excellent protection functions: POR,OCP, OVP and UVP. The
Power-On-Reset (POR) circuit can monitor VCC12 supply voltage exceeds its threshold
voltage while the controller is running, and a built-in digi-tal soft-start provides both outputs
with controlled rising voltage. The Over-Current Protection (OCP) monitors the output current
by using the voltage drop across the lower MOSFET’s RDS(ON), comparing with the voltage
of OCSET pin, VOCSET. The maximum VOCSET voltage is limited to the internal default value
0.25V. In addition, when OCSET pin is floating (no ROCSET resistor), the over current threshold
will also be internal default value, 0.25V. When the output current reaches the trip point, the
controller will shutdown the IC directly, and latch the converter’s output. The Un-der-Voltage Protection (UVP) monitors the voltage of FBL pin for short-circuit protection. When the VFBL is less than
50% of VREF, the controller will shutdown the IC directly.The Over-Voltage Protection (OVP)
monitors the voltage of FB. When the VFB is over 135% of VREF, the controller will
make Low-side gate signal fully turn on until the fault events are removed.

CXSD6273 integrates synchronous buck PWM linear controller, and 0.8V Reference Out Voltage, as well as the monitoring and protection functions into a single package. The   fixed 300kHz switchin
Manual
  • "

Ordering

Ordering

Product introduction

目录qWz嘉泰姆

1.产品概述                       2.产品特点qWz嘉泰姆
3.应用范围                       4.下载产品资料PDF文档 qWz嘉泰姆
5.产品封装图                     6.电路原理图                   qWz嘉泰姆
7.功能概述                        8.相关产品

一,产品概述(General Description)   qWz嘉泰姆


           The CXSD6273 integrates synchronous buck PWM, linear controller, and 0.8V ReferenceqWz嘉泰姆
Out Voltage, as well as the monitoring and protection functions into a single package. The  qWz嘉泰姆
fixed 300kHz switching frequency synchro-nous PWM controller drives dual N-channelqWz嘉泰姆
MOSFETs,which provides one controlled power output with over-voltage and over-currentqWz嘉泰姆
protections. Linear controller drives an external N-channel MOSFET with under-volt-qWz嘉泰姆
age protection.qWz嘉泰姆
      The CXSD6273 provides excellent regulation for output load variation. An internal 0.8VqWz嘉泰姆
temperature-compensated ref-erence voltage is designed to meet the requirement ofqWz嘉泰姆
low output voltage applications.qWz嘉泰姆
      The CXSD6273 with excellent protection functions: POR,OCP, OVP and UVP. TheqWz嘉泰姆
Power-On-Reset (POR) circuit can monitor VCC12 supply voltage exceeds its thresholdqWz嘉泰姆
voltage while the controller is running, and a built-in digi-tal soft-start provides both outputsqWz嘉泰姆
with controlled rising voltage. The Over-Current Protection (OCP) monitors the output currentqWz嘉泰姆
by using the voltage drop across the lower MOSFET’s RDS(ON), comparing with the voltageqWz嘉泰姆
of OCSET pin, VOCSET. The maximum VOCSET voltage is limited to the internal default valueqWz嘉泰姆
0.25V. In addition, when OCSET pin is floating (no ROCSET resistor), the over current thresholdqWz嘉泰姆
will also be internal default value, 0.25V. When the output current reaches the trip point, theqWz嘉泰姆
controller will shutdown the IC directly, and latch the converter’s output. The Un-der-Voltage Protection (UVP) monitors the voltage of FBL pin for short-circuit protection. When the VFBL is less thanqWz嘉泰姆
50% of VREF, the controller will shutdown the IC directly.The Over-Voltage Protection (OVP)qWz嘉泰姆
monitors the voltage of FB. When the VFB is over 135% of VREF, the controller willqWz嘉泰姆
make Low-side gate signal fully turn on until the fault events are removed.qWz嘉泰姆
二.产品特点(Features)qWz嘉泰姆


1.)Two Regulated Voltages and REF_OUT    Synchronous Buck ConverterqWz嘉泰姆
     Linear RegulatorqWz嘉泰姆
    REF_OUT = 0.8V±1% with 3mA Source CurrentqWz嘉泰姆
2.)Single 12V Power Supply RequiredqWz嘉泰姆
3.)Excellent Both Output Voltage RegulationqWz嘉泰姆
    0.8V Internal ReferenceqWz嘉泰姆
    ±1% Over Line Voltage and TemperatureqWz嘉泰姆
4.)Integrated Soft-Start for PWM and Linear OutputsqWz嘉泰姆
5.)300KHz Fixed Switching FrequencyqWz嘉泰姆
6.)Voltage Mode PWM Control Design and Up to 89%(Typ.) Duty CycleqWz嘉泰姆
7.)Under-Voltage Protection Monitoring Linear Out-putqWz嘉泰姆
8.)Over-Voltage Protection Monitoring PWM OutputqWz嘉泰姆
9.)Over-Current Protection for PWM Output  Sense Low-side MOSFET’s RDS(ON)qWz嘉泰姆

10.)SOP-14, SSOP-16 and Compact QFN4x4-16 pack-agesqWz嘉泰姆
11.)Lead Free and Green Devices Available(RoHS Compliant)qWz嘉泰姆
三,应用范围 (Applications)qWz嘉泰姆


      Graphic CardsqWz嘉泰姆
四.下载产品资料PDF文档 qWz嘉泰姆


需要详细的PDF规格书请扫一扫微信联系我们,还可以获得免费样品以及技术支持qWz嘉泰姆

 QQ截图20160419174301.jpgqWz嘉泰姆

五,产品封装图 (Package)qWz嘉泰姆
qWz嘉泰姆
FUNCTION NAMEFUNCTIONqWz嘉泰姆

PIN NO.qWz嘉泰姆

NAMEqWz嘉泰姆

FUNCTIONqWz嘉泰姆

SOP-14qWz嘉泰姆

SSOP-16qWz嘉泰姆

QFN4x4-16qWz嘉泰姆

   

1qWz嘉泰姆

15qWz嘉泰姆

 

BOOTqWz嘉泰姆

This pin provides the bootstrap voltage to the upper gate driver for driving the N-channel MOSFET. An external capacitor from PHASE to BOOT, an internaldiode, and the power supply voltage VCC12, generates the bootstrap voltageqWz嘉泰姆
for the upper gate diver (UGATE).qWz嘉泰姆

2qWz嘉泰姆

2qWz嘉泰姆

16qWz嘉泰姆

FS_DISqWz嘉泰姆

This pin provides shutdown function. When pulling low the FS_DIS pin near GND will shutdown both regulators; almost any NFET or other pull-down device (< 1k. impedance) should work. Upon release of the FS_DIS pin, it willqWz嘉泰姆
enable both outputs back into regulation.qWz嘉泰姆

3qWz嘉泰姆

3qWz嘉泰姆

1qWz嘉泰姆

COMPqWz嘉泰姆

This pin is the output of PWM error amplifier. It is used to set the compensation components.qWz嘉泰姆

4qWz嘉泰姆

4qWz嘉泰姆

2qWz嘉泰姆

FBqWz嘉泰姆

This pin is the inverting input of the PWM error amplifier. It is used to set the output voltage and the compensation components. This pin is also monitoredqWz嘉泰姆
for under-voltage protection, when the FB voltage is under 50% of referenceqWz嘉泰姆
voltage (0.4V), both outputs will be shutdowned immediately.qWz嘉泰姆

5qWz嘉泰姆

5qWz嘉泰姆

3qWz嘉泰姆

DRIVEqWz嘉泰姆

This pin drives the gate of an external N-channel MOSFET for linear regulator.qWz嘉泰姆
It is also used to set the compensation for some specific applications, forqWz嘉泰姆
example, with low values of output capacitance and ESR.qWz嘉泰姆

6qWz嘉泰姆

6qWz嘉泰姆

4qWz嘉泰姆

FBLqWz嘉泰姆

This pin is the inverting input of the linear regulator error amplifier. It is used toqWz嘉泰姆
set the output voltage. This pin is also monitored for under-voltage protection,when the FBL voltage is under 50% of reference voltage(0.4V), both outputs will be shutdown immediately.qWz嘉泰姆

7qWz嘉泰姆

7,8qWz嘉泰姆

5,6qWz嘉泰姆

GNDqWz嘉泰姆

This pin is the signal ground pin. Connect the GND pin to a good ground plane.qWz嘉泰姆

8qWz嘉泰姆

9,10qWz嘉泰姆

7,8qWz嘉泰姆

VCC12qWz嘉泰姆

Power supply input pin. Connect a nominal 12V power supply to this pin. Thepower- on reset function monitors the input voltage at this pin. It is recommended that a decoupling capacitor (1 to 10μF) be connected to GND for noise decoupling.qWz嘉泰姆

9qWz嘉泰姆

11qWz嘉泰姆

9qWz嘉泰姆

REF_OUTqWz嘉泰姆

This pin provides a buffed voltage, which is from internal reference voltage. It is recommended that a 1mF capacitor is connected to ground for stability.qWz嘉泰姆
When VOCSET is above 1V, the REF_OUT buffer will be closed, the VREF_OUT is 0V.qWz嘉泰姆

10qWz嘉泰姆

12qWz嘉泰姆

10qWz嘉泰姆

OCSETqWz嘉泰姆

Connect a resistor (ROCSET) from this pin to GND, an internal 40mA current source will flow through this resistor and create a voltage drop. When VCC12 reaches the POR rising threshold voltage, the voltage drop of ROCSET will beqWz嘉泰姆
memoried and compared with the voltage across the lower MOSFET. The threshold of the over current limit is therefore given by: IOCSET × ROCSET ILIMIT = RDS(ON)(LOW − Side)qWz嘉泰姆
The CXSD6273 has a internal OCP voltage source, and the value is around 0.25V. When the ROCSET x IOCSET is bigger than 0.25V or the OCSET PIN is floating (no ROCSET resistor), the over current threshold will be the internal default value 0.25V.qWz嘉泰姆

11qWz嘉泰姆

13qWz嘉泰姆

11qWz嘉泰姆

LGATEqWz嘉泰姆

This pin is the gate driver for the lower MOSFET of PWM output.qWz嘉泰姆

12qWz嘉泰姆

14qWz嘉泰姆

12qWz嘉泰姆

PGNDqWz嘉泰姆

This pin is the power ground pin for the lower gate driver. It should be tied to GND pin on the board.qWz嘉泰姆

13qWz嘉泰姆

15qWz嘉泰姆

13qWz嘉泰姆

PHASEqWz嘉泰姆

This pin is the return path for the upper gate driver. Connect this pin to the upper MOSFET source, and connect a capacitor to BOOT for the bootstrap voltage. This pin is also used to monitor the voltage drop across the lowerqWz嘉泰姆
MOSFET for over-current protection.qWz嘉泰姆

14qWz嘉泰姆

16qWz嘉泰姆

14qWz嘉泰姆

UGATEqWz嘉泰姆

This pin is the gate driver for the upper MOSFET of PWM output.qWz嘉泰姆

六.电路原理图qWz嘉泰姆


blob.pngqWz嘉泰姆

七,功能概述qWz嘉泰姆


Function Description (Cont.)qWz嘉泰姆

Over-Current Protection (Cont.)qWz嘉泰姆
When OCSET PIN is floating, the VOCSET will be pulled high and the over current threshold will be theqWz嘉泰姆

 internal default value 0.25V. When the voltage drop across the lower MOSFET’s RDS(ON) is larger thanqWz嘉泰姆

 0.25V, an over-cur-rent condition is detected, the controller will shutdown the IC directly, and latch qWz嘉泰姆

the converter’s output. qWz嘉泰姆
Over Voltage ProtectionqWz嘉泰姆
The FB pin is monitored during converter operation by its own Over Voltage(OV) comparator. If theqWz嘉泰姆

 FB voltage is over 135% of the reference voltage, the controller will make Low-Side gate signal fully qWz嘉泰姆

turn on until the fault events are removed.qWz嘉泰姆
Under Voltage ProtectionqWz嘉泰姆
The FBL pin is monitored during converter operation by its own Under Voltage (UV) comparator. If qWz嘉泰姆

the FBL voltage drop below 50% of the reference voltage (50% of 0.8V =0.4V), a fault signal is qWz嘉泰姆

internally generated, and the de-vice turns off both high-side and low-side MOSFET and the qWz嘉泰姆

converter’s output is latched to be floating. The con-troller will shutdown the IC directly.qWz嘉泰姆
Shutdown and EnableqWz嘉泰姆
Pulling low the FS_DIS pin near GND by an open drain transistor or other pull-down device qWz嘉泰姆

(<1k. impedance)will shutdown both regulators. Upon release of the FS_DIS pin, it willqWz嘉泰姆

 enable both outputs back into regulation. In shutdown mode, the UGATE and LGATEqWz嘉泰姆

 turn off and pull to PHASE and GND respectively.qWz嘉泰姆

八,相关产品                          更多同类产品...... qWz嘉泰姆


Switching Regulator >   Buck ControllerqWz嘉泰姆

Part_No qWz嘉泰姆

Package qWz嘉泰姆

ArchiqWz嘉泰姆

tectuqWz嘉泰姆

PhaseqWz嘉泰姆

No.ofqWz嘉泰姆

PWMqWz嘉泰姆

OutputqWz嘉泰姆

Output qWz嘉泰姆

CurrentqWz嘉泰姆

(A) qWz嘉泰姆

InputqWz嘉泰姆

Voltage (V) qWz嘉泰姆

ReferenceqWz嘉泰姆

VoltageqWz嘉泰姆

(V) qWz嘉泰姆

Bias qWz嘉泰姆

VoltageqWz嘉泰姆

(V) qWz嘉泰姆

QuiescentqWz嘉泰姆

CurrentqWz嘉泰姆

(uA) qWz嘉泰姆

minqWz嘉泰姆

maxqWz嘉泰姆

CXSD6273qWz嘉泰姆

SOP-14qWz嘉泰姆

QSOP-16qWz嘉泰姆

QFN4x4-16qWz嘉泰姆

VM    qWz嘉泰姆

1   qWz嘉泰姆

1     qWz嘉泰姆

30qWz嘉泰姆

2.9    qWz嘉泰姆

13.2qWz嘉泰姆

0.9qWz嘉泰姆

12     qWz嘉泰姆

8000qWz嘉泰姆

CXSD6274qWz嘉泰姆

SOP-8qWz嘉泰姆

VM   qWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

20qWz嘉泰姆

2.9  qWz嘉泰姆

13.2 qWz嘉泰姆

0.8qWz嘉泰姆

12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6274CqWz嘉泰姆

SOP-8qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

20qWz嘉泰姆

2.9qWz嘉泰姆

13.2qWz嘉泰姆

0.8qWz嘉泰姆

12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6275qWz嘉泰姆

QFN4x4-24qWz嘉泰姆

VMqWz嘉泰姆

2qWz嘉泰姆

1qWz嘉泰姆

60qWz嘉泰姆

3.1qWz嘉泰姆

13.2qWz嘉泰姆

0.6qWz嘉泰姆

12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6276qWz嘉泰姆

SOP-8qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

20qWz嘉泰姆

2.2qWz嘉泰姆

13.2qWz嘉泰姆

0.8qWz嘉泰姆

5~12qWz嘉泰姆

2100qWz嘉泰姆

CXSD6276AqWz嘉泰姆

SOP-8qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

20qWz嘉泰姆

2.2qWz嘉泰姆

13.2qWz嘉泰姆

0.8qWz嘉泰姆

5~12qWz嘉泰姆

2100qWz嘉泰姆

CXSD6277/A/BqWz嘉泰姆

SOP8|TSSOP8qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

5qWz嘉泰姆

5qWz嘉泰姆

13.2qWz嘉泰姆

1.25|0.8qWz嘉泰姆

5~12qWz嘉泰姆

3000qWz嘉泰姆

CXSD6278qWz嘉泰姆

SOP-8qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

10qWz嘉泰姆

3.3qWz嘉泰姆

5.5qWz嘉泰姆

0.8qWz嘉泰姆

5qWz嘉泰姆

2100qWz嘉泰姆

CXSD6279BqWz嘉泰姆

SOP-14qWz嘉泰姆

VM   qWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

10qWz嘉泰姆

5qWz嘉泰姆

13.2qWz嘉泰姆

0.8qWz嘉泰姆

12qWz嘉泰姆

2000qWz嘉泰姆

CXSD6280qWz嘉泰姆

TSSOP-24qWz嘉泰姆

|QFN5x5-32qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

2qWz嘉泰姆

20qWz嘉泰姆

5qWz嘉泰姆

13.2qWz嘉泰姆

0.6qWz嘉泰姆

5~12qWz嘉泰姆

4000qWz嘉泰姆

CXSD6281NqWz嘉泰姆

SOP14qWz嘉泰姆

QSOP16qWz嘉泰姆

QFN-16qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

30qWz嘉泰姆

2.9qWz嘉泰姆

13.2qWz嘉泰姆

0.9qWz嘉泰姆

12qWz嘉泰姆

4000qWz嘉泰姆

CXSD6282qWz嘉泰姆

SOP-14qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

30qWz嘉泰姆

2.2qWz嘉泰姆

13.2qWz嘉泰姆

0.6qWz嘉泰姆

12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6282AqWz嘉泰姆

SOP-14qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

30qWz嘉泰姆

2.2qWz嘉泰姆

13.2qWz嘉泰姆

0.6qWz嘉泰姆

12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6283qWz嘉泰姆

SOP-14qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

25qWz嘉泰姆

2.2qWz嘉泰姆

13.2qWz嘉泰姆

0.8qWz嘉泰姆

12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6284/AqWz嘉泰姆

LQFP7x7 48qWz嘉泰姆

TQFN7x7-48qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

6qWz嘉泰姆

0.015qWz嘉泰姆

1.4qWz嘉泰姆

6.5qWz嘉泰姆

-qWz嘉泰姆

5qWz嘉泰姆

1800qWz嘉泰姆

CXSD6285qWz嘉泰姆

TSSOP-24PqWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

2qWz嘉泰姆

20qWz嘉泰姆

2.97qWz嘉泰姆

5.5qWz嘉泰姆

0.8qWz嘉泰姆

5~12qWz嘉泰姆

5000qWz嘉泰姆

CXSD6286qWz嘉泰姆

SOP-14qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

10qWz嘉泰姆

5qWz嘉泰姆

13.2qWz嘉泰姆

0.8qWz嘉泰姆

12qWz嘉泰姆

3000qWz嘉泰姆

CXSD6287qWz嘉泰姆

SOP-8-P|DIP-8qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

1qWz嘉泰姆

30qWz嘉泰姆

2.9qWz嘉泰姆

13.2qWz嘉泰姆

1.2qWz嘉泰姆

12qWz嘉泰姆

3000qWz嘉泰姆

CXSD6288qWz嘉泰姆

SSOP28qWz嘉泰姆

QFN4x4-24qWz嘉泰姆

VMqWz嘉泰姆

1qWz嘉泰姆

2qWz嘉泰姆

20qWz嘉泰姆

5qWz嘉泰姆

24qWz嘉泰姆

0.9qWz嘉泰姆

5</qWz嘉泰姆