• [ CX74HC245 ]"

Ordering

目录

1.产品概述       2.产品特点     7YX嘉泰姆

3.应用范围       4.技术规格书下载（PDF文档）7YX嘉泰姆

5.产品封装       6.电路原理图  7YX嘉泰姆

7.相关产品7YX嘉泰姆

   产品概述 返回TOP7YX嘉泰姆

      These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.7YX嘉泰姆

             The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic7YX嘉泰姆

level at the direction-control (DIR) input. The output-enable (/OE) input can be used to disable the device so that the buses  are 7YX嘉泰姆

effectively isolated.7YX嘉泰姆

           The CX74HC245 is characterized for operation from –40℃ to 85℃.7YX嘉泰姆

   产品特点 返回TOP7YX嘉泰姆

0High-current 3-stage outputs drive bus lines directly or up to 15 LSTTL loads Package options include plastic small-outline (DW), shrink small-outline (DB), thin shrink small-outline (PW), and ceramic flat (W) packages, ceramic chip carriers (FK), and standard plastic (N) and ceramic (J) 300-mil DIPs27YX嘉泰姆

   应用范围 返回TOP7YX嘉泰姆

   a7YX嘉泰姆

   技术规格书（产品PDF) 返回TOP 7YX嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！7YX嘉泰姆

 7YX嘉泰姆

产品封装图 返回TOP7YX嘉泰姆

7YX嘉泰姆

电路原理图 返回TOP7YX嘉泰姆

7YX嘉泰姆

相关芯片选择指南 返回TOP                       更多同类产品......

◀ Previous:Cx74hc1648 bit shift register has gated serial input and Asynchronous Clear CLR input. Gated serial A and B inputs allow full control of the input data, full buffered clock and serial input

Back to top

Next▶:Cx74hc595d high speed CMOS 8-bit 3-state shift register output latch chip an 8-bit serial input and parallel output shift register provides an 8-bit D-type storage register 8-bit 3-state output clock signal