• [ CX74HC164 ]"

Ordering

目录

1.产品概述       2.产品特点     a4w嘉泰姆

3.应用范围       4.技术规格书下载（PDF文档）a4w嘉泰姆

5.产品封装       6.电路原理图  a4w嘉泰姆

7.相关产品a4w嘉泰姆

   产品概述 返回TOPa4w嘉泰姆

  These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK. 

       The CX54HC164 is characterized for operation over the full military temperature range of –55℃ to 125℃. The  CX74HC164 is characterized for operation from -40℃ to 85℃.a4w嘉泰姆

   产品特点 返回TOPa4w嘉泰姆

AND-Gated (Enable/Disable) Serial Inputsa4w嘉泰姆

Fully Buffered Clock and Serial Inputs  a4w嘉泰姆

Direct Cleara4w嘉泰姆

Package Options Include Plastica4w嘉泰姆

     Small-Outline (D) and Ceramic Flat (W)a4w嘉泰姆

     Packages, Ceramic Chip Carriers (FK), anda4w嘉泰姆

     Standard Plastic (N) and Ceramic (J) 300-mil DIPSa4w嘉泰姆

   应用范围 返回TOPa4w嘉泰姆

   aa4w嘉泰姆

   技术规格书（产品PDF) 返回TOP a4w嘉泰姆

     需要详细的PDF规格书请扫一扫微信联系我们，还可以获得免费样品以及技术支持！a4w嘉泰姆

 a4w嘉泰姆

产品封装图 返回TOPa4w嘉泰姆

a4w嘉泰姆

电路原理图 返回TOPa4w嘉泰姆

a4w嘉泰姆

相关芯片选择指南 返回TOP                更多同类产品......

◀ Previous:Cx74hc138 is a high-speed CMOS device and its pins are compatible with low-power schottl (LSTTL) series has three address data input terminals(A0 A1 A2)and eight output terminals

Back to top

Next▶:CX74HC245 These octal bus transceivers are designed for asynchronous two-way communication between data buses The control-function implementation minimizes external timing requirements