Product information query
Products News
首页 > Products > Led Driver > LED Display Driver > Display Control Drive >Cxle88142a Led Drive Controller-Technical Characteristics, Application Circuit and Usage Guide
Cxle88142a Led Drive Controller-Technical Characteristics, Application Circuit and Usage Guide

CXLE88142A is a special integrated circuit for LED drive control integrated with keyboard scanning interface, which is widely used in household appliances, industrial control and intelligent display devices. The chip integrates MCU digital interface, data latch, LED circuit and keyboard scanning module, which has high reliability, strong anti-interference ability and excellent stability. It is suitable for digital tube or LED display modules of smart water heaters, microwave ovens, washing machines, air conditioners, induction cookers, set-top boxes, electronic scales, smart meters and other equipment.

Cxle88142a Led Drive Controller-Technical Characteristics, Application Circuit and Usage Guide
Manual
Ordering

Ordering

Product introduction

 etO嘉泰姆

CXLE88142A LED Drive Controller: technical details and Application Guide

I. Product Overview

CXLE88142A is a special integrated circuit for LED drive control integrated with keyboard scanning interface, which is widely used in household appliances, industrial control and intelligent display devices. The chip integrates MCU digital interface, data latch, LED circuit and keyboard scanning module, which has high reliability, strong anti-interference ability and excellent stability. It is suitable for digital tube or LED display modules of smart water heaters, microwave ovens, washing machines, air conditioners, induction cookers, set-top boxes, electronic scales, smart meters and other equipment.etO嘉泰姆


II. Main features

2.1. Process Technology: using CMOS technology, low power consumption and high efficiency.etO嘉泰姆

2.2. Flexible display mode: supports 10-segment × 7-bit to 13-segment × 4-bit display configurations.etO嘉泰姆

2.3. Keyboard scanning: supports up to 10 × 2 matrix button.etO嘉泰姆

2.4. Brightness adjustment: 8-level duty cycle adjustable, supports smooth brightness adjustment.etO嘉泰姆

2.5. Communication interface: three-wire serial interface (CLK, STB, DIO) for easy connection with MCU.etO嘉泰姆

2.6. Built-in functions: RC oscillator, power-on reset circuit, data latch, and LED reverse bias leakage optimization circuit.etO嘉泰姆

2.7. Encapsulation form: SOP28, suitable for compact PCB design.etO嘉泰姆


3. Detailed explanation of pin functions

Pin symbol Name Function description
DIO Data input and output Serial data communication, open-drain output, built-in pull-up
CLK Clock input Synchronous data transmission, built-in pull-up
STB Chip selection input Initialize the serial port and identify commands.
K1 ~ K2 Key scan input Button signal detection, built-in drop-down
SEG/KS Segment output/key scan output Multiplexing pin, support segment display and keyboard scanning
GRID Bit output Digital tube-bit selection control
VDD/GND Power/ground Dual Power pin design for enhanced stability

IV. Instruction system

Commands are used to set the display mode and the status of the LED driver.etO嘉泰姆
The first byte entered by DIN after STB failling edge is used as the instruction. After decoding, the highest bits of B7 and B are taken to distinguish different instructions.
If STB is set to high during instruction or data transmission, serial communication is initialized and the instruction or data being transmitted is invalid (previously transmittedetO嘉泰姆
The command or data remains valid).

CXLE88142A supports four types of instructions, which are transmitted through serial ports. The first byte of the instruction is two bits high (B7, B6) for distinguishing types:etO嘉泰姆

4.1 Display mode settings(B7B6 = 00): Set the Display segment and number of digits, such as 4-digit 13-digit, 7-digit 10-digit, etc.etO嘉泰姆
This command is used to set the number of selected segments and bits (4 to 7 bits, 10 to 13 segments). When the instruction is executed, the display is forcibly closed. InetO嘉泰姆
When the display mode is unchanged, the data in the video memory will not be changed, and the display control command controls the Display switch. When power on, the default display mode is 7-Bit 10etO嘉泰姆
Segment.
etO嘉泰姆

etO嘉泰姆

4.2. Data command settings(B7B6 = 01): configure data read/write mode and address mode.etO嘉泰姆
This command is used to set data write and read. Bits B1 and B0 cannot be set to 01 or 11.
etO嘉泰姆

etO嘉泰姆

4.3. Display control commands(B7B6 = 10): control the display switch and 8-level brightness adjustment.etO嘉泰姆
This command is used to set the Display switch and display brightness adjustment. A total of 8 levels of brightness are available for adjustment.
etO嘉泰姆

etO嘉泰姆

4.4. Address command settings(B7B6 = 11): sets the start address of the display register.etO嘉泰姆
This command is used to set the address of the display register. The maximum valid address is 14 bits (00H-0DH). If the address is set to 0EH or higher, the data is ignored.etO嘉泰姆
Slightly, until the valid address is set. When power on, the address is set to 00h by default.
etO嘉泰姆

etO嘉泰姆


V. Display register and driver mode

The chip has a built-in 14-byte display register (address C0H ~ CDH), which supports co-negative and co-Positive Digital Tube drivers.Attention: after power-on, clear operation of the video memory is required to avoid garbled codes.etO嘉泰姆

5.1. Co-Yin digital tube: SEG is connected to the anode, GRID is connected to the cathode, and data is directly written to the corresponding address.etO嘉泰姆

etO嘉泰姆

Figure 7 shows the connection diagram of common cathode digital tube. If the digital tube is displayed as "0", you only need to open it from the low position to the 00H(GRID1) address.etO嘉泰姆
Start writing 0x3F data. At this time, the data corresponding to each SEG1-SEG8 is as follows.
etO嘉泰姆

etO嘉泰姆

Figure 8 shows the connection diagram of common anode digital tube. If you let the digital tube display "0", you need to address units C0H(GRID1), C2H(GRID2),etO嘉泰姆
In C4H(GRID3), C6H(GRID4), C8H(GRID5), CAH(GRID6), the data is written for 01h respectively, and the remaining addresses 0CH(GRID7) are all written.etO嘉泰姆
According to 00h. The data corresponding to each SEG1-SEG8 is shown in the following table.
etO嘉泰姆

etO嘉泰姆

▲Note: whether driving the common cathode digital tube or driving the common anode digital tube, SEG pin can only be connected to the LED anode, GRID can only be connected to the LED cathode, noetO嘉泰姆
It can be connected in reverse.
etO嘉泰姆

5.2. Gongyang digital tube: write data to multiple GRID addresses, and note that SEG and GRID cannot be reversed.etO嘉泰姆

etO嘉泰姆

5.3. Display register address:etO嘉泰姆
This register stores data transmitted from external devices to CXLE88142A through the serial interface. The maximum valid address is 14 bytes from 00H-0DH,etO嘉泰姆
Corresponding to the SEG and GRID pins of the chip respectively, the specific allocation is shown in figure (2):etO嘉泰姆
When writing LED display data, the data bytes are operated from low to high according to the display address.
etO嘉泰姆

etO嘉泰姆

▲Note: the value stored in the chip display register at the moment of power-on may be randomly uncertain. At this time, the customer directly sends the Open Screen command,etO嘉泰姆
Garbled codes may appear. Therefore, we recommend that the customer power on the display register for clear operation at a time, that is, the 14-bit memory address after power-on.etO嘉泰姆
0x 00 is written to all data in (C0H-CDH).
etO嘉泰姆


VI. Keyboard scanning function

CXLE88142A supports 10 × 2 matrix button scanning to automatically complete the scanning process. Users only need to read 5 bytes of key-value data in sequence. Key-value data is mapped by BIT BIT, which supports multi-key detection and anti-shake processing.etO嘉泰姆

6.1. The maximum key scan matrix supported by the chip is 10 × 2 bits, as shown in the following figure:etO嘉泰姆

etO嘉泰姆

The key scan data storage address is as follows. After the read button command is sent first, the 5-byte button data BYTE1-BYTE5 is started to be read, and the read data is opened from the low point.etO嘉泰姆
The initial output, where the B7 and B6 bits are invalid and the fixed output is 0. When the button corresponding to the K and KS pins of the chip is pressed, the BIT in the corresponding byte is 1.
etO嘉泰姆

etO嘉泰姆
▲Note:1. CXLE88142A can read up to 5 bytes and cannot read more.etO嘉泰姆

2. Read data bytes can only be read from BYTE1-BYTE5 in sequence and cannot be read across bytes. For example, K2 and KS10 on hardware correspond to buttonetO嘉泰姆
To read this button data, you must read the 5th bit of the fifth byte before reading the data.
etO嘉泰姆

3. Reading key values across bytes is not supported;etO嘉泰姆

4. It is recommended to design the composite button on different k lines to avoid signal conflicts.etO嘉泰姆

6.2. Button:etO嘉泰姆

6.2.1) button scan:The key scan is automatically completed by CXLE88142A and is not controlled by the user. The user only needs to read button values according to the time series. Complete a key scanetO嘉泰姆
Two display cycles are required. A display cycle takes about T = 4ms. Two different button are pressed in 8ms. The key values read twice are pressed first.etO嘉泰姆
The key value of Button.etO嘉泰姆
In the 7-Bit 10-segment mode, the IC scans the SEG1/KS1-SEG10/KS10 waveform inside the chip after power-on as shown in figure (10):
etO嘉泰姆

etO嘉泰姆
As shown in figure (10), the internal button scanning principle of the chip is as follows: the chip gradually scans from SEG1/KS1 to SEG10/KS10, andetO嘉泰姆
SEG1/KS1-SEG8/KS8 is completed in one cycle, and SEG9/KS9-SEG10/KS10 is completed in the next cycle. When sending the read button command, ifetO嘉泰姆
SEG1/KS1-SEG10/KS10 terminal button scan high level is introduced into K1/K2/K3 pin through button, and the chip will recognize the high level and read 5etO嘉泰姆
For Button bytes of data, the corresponding BIT is set to high.etO嘉泰姆
▲Note:The display period is related to the oscillation frequency of IC operation, and the oscillation frequency is not completely consistent. The above data is for reference only, and the actual measurement shall prevail.etO嘉泰姆
6.2.2) button reuse:Composite button: SEG1/KS1-SEG10/KS10 is reused for display and button scan. Take figure (12) as an example,etO嘉泰姆
The display needs D1 to be on and D2 to be off. You need to set SEG1 to "0" and SEG2 to "1". If S1 and S2 are pressed at the same time, it is equivalent to SEG1 and SEG2 is short-circuited. ThisetO嘉泰姆
When D1,D2 are all lit.
etO嘉泰姆

etO嘉泰姆
Solution:etO嘉泰姆
6.2.2.1. On the hardware, you can set the keys that need to be pressed at the same time on different k lines as shown in figure (13),
etO嘉泰姆

etO嘉泰姆

6.2.2.2. The series diode is shown in figure (14).etO嘉泰姆

etO嘉泰姆

▲Note: We recommend that you use the same K key with different KS as the composite button.etO嘉泰姆


VII. Communication timing and data transmission

The chip supports two data transmission modes:etO嘉泰姆

7.1. Automatic address addition mode: write multiple bytes of data continuously with high efficiency;etO嘉泰姆
Using the automatic address plus 1 mode, setting the address is actually the starting address of the transmitted data stream. Start address command word sentetO嘉泰姆
Bi, "STB" does not need to be high to follow the data transmission, up to 14 bytes, and "STB" will be high only after the data transmission is completed.etO嘉泰姆
etO嘉泰姆

Command1: Set the display modeetO嘉泰姆
Command2: set data commandsetO嘉泰姆
Command3: Set the display addressetO嘉泰姆
Data1 ~ n: transmit display data to the Command3 address and the following address (up to 14bytes)etO嘉泰姆
Command4: Display Control commands
etO嘉泰姆

7.2. Fixed Address mode: the address must be set separately for each byte of data, which is flexible.etO嘉泰姆
Using the fixed address mode, setting the address is actually setting the address where the 1byte data to be transmitted is stored. The address has been sent, "STB"etO嘉泰姆
You do not need to set the value to high. The data is transmitted immediately after 1byte. The STB value is set to high only after the data is transmitted. Then reset the address where the second data needs to be stored,etO嘉泰姆
Up to 14 bytes of data has been transferred, and the STB is set to high.
etO嘉泰姆

etO嘉泰姆
Command1: Set the display modeetO嘉泰姆
Command2: set data commandsetO嘉泰姆
Command3: set display address 1etO嘉泰姆
Data1: transfer display data from 1 to Command3 addressesetO嘉泰姆
Command4: set display address 2etO嘉泰姆
Data2: transfer display data from 2 to Command4 addressesetO嘉泰姆
Command5: Display Control commands
etO嘉泰姆

When reading button, you must wait at least 2 seconds after the 8th rising edge of CLK before reading data.etO嘉泰姆

7.3. Read button time seriesetO嘉泰姆

etO嘉泰姆
Command1: Set the read button commandetO嘉泰姆
Data1 ~ 5: Read button data
etO嘉泰姆

7.4. Program design flow chart using automatic address plus one and fixed address:etO嘉泰姆

7.4.1) program design flow chart using automatic address plus one:etO嘉泰姆
            etO嘉泰姆
7.4.2) program design flow chart with fixed address:
etO嘉泰姆

etO嘉泰姆

7.5. Serial data transmission format:etO嘉泰姆
Both the read and receive bits operate on the rising edge of the clock.
etO嘉泰姆

etO嘉泰姆
▲Note: 1. When reading data, you need to set the command from the 8th rising edge of the serial clock CLK to CLK failling edge.etO嘉泰姆
Waiting time Twait (minimum 2μs). For more information, see Time series feature table.
etO嘉泰姆


VIII. Application circuit design suggestions

8.1. Co-negative/co-positive Circuit: refer to Figure (18) and figure (19) in the technical document;etO嘉泰姆

8.1.1) hardware circuit diagram of CXLE88142 co-Yin digital screen (18)etO嘉泰姆
etO嘉泰姆
8.1.2) hardware circuit diagram of CXLE88142 co-Yang digital screen (19)etO嘉泰姆
etO嘉泰姆
▲Note:
1. Filter capacitor wiring between VDD and GND should be placed as close to PCB board chips as possible to enhance the filtering effect.
etO嘉泰姆

2. Connecting three 100pF capacitors at the DIO, CLK, and STB communication ports up and down can reduce the interference to the communication ports.etO嘉泰姆
3. Since the conduction voltage of blue light digital tube is reduced by about 3V, 5V should be selected for CXLE88142A power supply.
etO嘉泰姆

8.2. Filter capacitor: The capacitor between VDD and GND should be placed near the chip;etO嘉泰姆

8.3. Anti-interference of communication lines: We recommend that you connect 100pF capacitors in parallel to the ground for DIO, CLK, and STB lines;etO嘉泰姆

8.4. Power supply suggestions: use 5V power supply to be compatible with blue light digital tube (voltage drop is about 3V).etO嘉泰姆


IX. Summary of electrical parameters

9.1. Working voltage: 3V to 6v (5V recommended)etO嘉泰姆

9.2. Output current: The maximum SEG pin is 60mA, and the maximum GRID pin is 200mA.etO嘉泰姆

9.3. Working temperature:-40 ℃ ~ 80 ℃etO嘉泰姆

9.4. Communication frequency: up to 1MHzetO嘉泰姆
9.5. Limit parameters (Ta = 25℃, Vss = 0V)
etO嘉泰姆

etO嘉泰姆

9.6. Normal operating range (Ta = -20 ~ 80℃,Vss = 0V)etO嘉泰姆

etO嘉泰姆

9.7. Electrical characteristics (Ta = -20 ~ 80℃,VDD = 5V, VSS = 0V)etO嘉泰姆

etO嘉泰姆

9.8. Switching characteristics (Ta = -20 ~ 80℃,VDD = 5V)etO嘉泰姆

etO嘉泰姆

9.9 time series characteristics (Ta = -20 ~ 80℃,VDD = 5V)etO嘉泰姆

etO嘉泰姆

9.10. Time Series Waveform diagram:,etO嘉泰姆

etO嘉泰姆


X. Summary

CXLE88142A is a powerful and flexible LED driver and keyboard control chip, especially suitable for household appliances, industrial control and intelligent display devices. Its rich display mode, reliable keyboard scanning mechanism and simple serial communication interface make it an ideal choice for many embedded display systems. During the design, attention should be paid to the initialization of video memory, pin connection mode and anti-interference layout to ensure the stable operation of the system.etO嘉泰姆

This article is based on the CXLE88142A Technical Manual. The content is for reference only. For practical application, please refer to the latest official information.etO嘉泰姆


Thirteen, relevant chip selection guideMore similar products.....etO嘉泰姆

Model
Number of interfaces
Drive dot matrix number
Segment/bit
Co-negative Drive
Co-positive drive
Button
Encapsulation form
Remarks
3
28
7*4
7-segment 4-bit
-
-
SOP16/DIP16
LED panel display driver chip
3
21
8*2/7*3
8-segment 2-bit/7-segment 3-bit
-
6*1
SOP16
LED panel display driver chip
3
35
5*7/8*4
7-segment 5-bit/8-segment 4-bit
7 segments and 5 digits
5*1
SOP18/DIP18
LED panel display driver chip
3
48
6*7/9*4
7-segment 6-bit/9-segment 4-bit
7-segment 6-bit
6*1
SOP20
LED panel display driver chip
3
48
8*6/10*4
8-segment 6-bit/10-segment 4-bit
-
-
SOP20
LED panel display driver chip
4
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
10*3
SOP32
LED panel display driver chip
4
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
10*3
SOP32
LED panel display driver chip
3
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
-
SOP24/QSOP24
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
3
128
16*8
16-segment 8-bit
8-segment 16-bit
-
SOP32
LED panel display driver chip
3
112
14*8
14-segment 8-bit
8-segment 14-bit
8*2
SOP32
LED panel display driver chip
3
120
15*8
15-segment 8-bit
8-segment 15-bit
8*1
SOP32
LED panel display driver chip
3
96
12*8
12-segment 8-bit
8-segment 12-bit
8*4
SOP32
LED panel display driver chip
4
128
16*8
16-segment 8-bit
8-segment 16-bit
8*4
QFP44
LED panel display driver chip
3
80
10*8
10-segment 8-bit
8-segment 10-bit
8*3
SOP28
LED panel display driver chip
3
64
8*8
8-segment 8-bit
8 segments and 6 digits
4*2
SOP24/QSOP24
LED panel display driver chip
2
128
8*16
8-segment 16-bit
16-segment 8-bit
-
SOP28, SSOP28
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP24/SSOP24/SDIP24
LED panel display driver chip
4
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
10*3
SOP32
LED panel display driver chip
2
128
8*16
8-segment 16-bit
16-segment 8-bit
-
SOP24
LED panel display driver chip
2
144
8*9*2
Positive and negative push digital tube
Positive and negative push digital tube
-
QSOP24
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
Touch Button 8
SOP32
LED panel display driver chip
5
120
15*8
15-segment 8-bit
8-segment 15-bit
8*1/8
QFN48
LED panel display driver chip
3
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
10*1
SOP24
LED panel display driver chip
3
128
8*16
8-segment 16-bit
16-segment 8-bit
-
SOP32
LED panel display driver chip
3
28
7*4
7-segment 4-bit
-
-
SOP16/DIP16
LED panel display driver chip
3
21
8*2/7*3
8-segment 2-bit/7-segment 3-bit
-
6*1
SOP16
LED panel display driver chip
3
35
5*7/8*4
7-segment 5-bit/8-segment 4-bit
7 segments and 5 digits
5*1
SOP18/DIP18
LED panel display driver chip
3
48
8*6/10*4
8-segment 6-bit/10-segment 4-bit
-
-
SOP20
LED panel display driver chip
3
48
6*7/9*4
7-segment 6-bit/9-segment 4-bit
7-segment 6-bit
6*1
SOP20
LED panel display driver chip
4
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
10*3
SOP32
LED panel display driver chip
3
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
-
SOP24/QSOP24
LED panel display driver chip
4
77
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*1
SOP32
LED panel display driver chip
3
77
11*7/14*4
11 Segment 7 bit/14 Segment 4 bit
7-segment 11-bit
10*3
QFP44
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
4
128
16*8
16-segment 8-bit
8-segment 16-bit
8*4
QFP44
LED panel display driver chip
3
128
16*8
16-segment 8-bit
8-segment 16-bit
-
SOP32
LED panel display driver chip
3
112
14*8
14-segment 8-bit
8-segment 14-bit
8*2
SOP32
LED panel display driver chip
3
120
15*8
15-segment 8-bit
8-segment 15-bit
8*1
SOP32
LED panel display driver chip
3
96
12*8
12-segment 8-bit
8-segment 12-bit
8*4
SOP32
LED panel display driver chip
3
35
7*5/8*4
7-segment 5-bit/8-segment 4-bit
-
7*1
DIP18
LED panel display driver chip
2
32
8*4
-
8-segment 4-bit
8*2
DIP18
LED panel display driver chip
2
48
8*6
-
8 segments and 6 digits
8*2
SOP20/DIP20
LED panel display driver chip
3
80
10*8
10-segment 8-bit
8-segment 10-bit
8*3
SOP28
LED panel display driver chip
3
64
8*8
8-segment 8-bit
8 segments and 6 digits
4*2
SOP24/QSOP24
LED panel display driver chip
2
128
8*16
8-segment 16-bit
16-segment 8-bit
-
SOP28/SSOP28
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
2
32
8*4
8-segment 4-bit/7-segment 4-bit
-
7*4
SOP16/DIP16
LED panel display driver chip
2
28
7*4
-
7-segment 4-bit
7*1
SOP16/DIP16
LED panel display driver chip
1
40
7*6/8*5
7-segment 6-bit/8-Segment 5-bit
6-segment 7-bit/5-segment 8-bit
-
SOP16
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP28
LED panel display driver chip
3
70
10*7/13*4
10-segment 7-bit/13-segment 4-bit
7-segment 10-bit
10*2
SOP24/SSOP24/SDIP24
LED panel display driver chip
2
256
32*8/24*16
32-segment 8-bit/24-segment 16-bit
8-segment 32-bit/16-segment 24-bit
-
LQFP48/LQFP52
LED panel display driver chip
4
256
32*8/24*16
32-segment 8-bit/24-segment 16-bit
8-segment 32-bit/16-segment 24-bit
-
LQFP48/LQFP52
LED panel display drive core

 etO嘉泰姆